

8-Mbit (512K x 16) Static RAM

deselected (CE₁ HIGH or CE₂ LOW or both BHE and BLE are HIGH). The input and output pins (IO₀ through IO₁₅) are placed in a high impedance state when:

- Deselected (CE₁ HIGH or CE₂ LOW)
- Outputs are disabled (OE HIGH)
- Both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH) or
- Write operation is active (CE₁ LOW, CE₂ HIGH and WE

Write to the device by taking Chip Enables (\overline{CE}_1 LOW and \overline{CE}_2) HIGH) and Write Enable (WE) input LOW. If Byte Low Enable (BLE) is LOW, then data from IO pins (IO₀ through IO₇), is written into the location specified on the address pins (A₀ through A₁₈). If Byte High Enable (BHE) is LOW, then data from IO pins (IO₈ through IO₁₅) is written into the location specified on the address pins (A_0 through A_{18}).

Read from the device by taking Chip Enables (CE₁ LOW and CE₂ HIGH) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins appear on IO₀ to IO₇. If Byte High Enable (BHE) is LOW, then data from memory appears on IO₈ to IO₁₅. See the "Truth Table" on page 9 for a complete description of read and write modes.

Features

· Very high speed: 55 ns

Wide voltage range: 1.65V–2.25V

Pin Compatible with CY62157DV18 and CY62157DV20

· Ultra low standby power

Typical Standby current: 2 μA

— Maximum Standby current: 8 μA

· Ultra low active power

- Typical active current: 1.8 mA @ f = 1 MHz

Easy memory expansion with CE₁, CE₂ and OE features

· Automatic power down when deselected

· CMOS for optimum speed and power

Available in Pb-free 48-ball VFBGA package

Functional Description [1]

The CY62157EV18 is a high performance CMOS static RAM organized as 512K words by 16 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life™ (MoBL®) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption when addresses are not toggling. The device can also be put into standby mode when

Product Portfolio


							Power D	issipation	า	
Product	V _{CC} Range (V) Speed (ns) Operating I _{CC} ,		V _{CC} Range (V)		(Operating	I _{CC} , (mA		Standby	I (υΔ)
			f = f _{max}		Standby, I _{SB2} (μA)					
	Min	Typ ^[2]	Max		Typ [2]	Max	Typ [2]	Max	Typ ^[2]	Max
CY62157EV18	1.65	1.8	2.25	55	1.8	3	18	25	2	8

1. For best practice recommendations, refer to the Cypress application note "System Design Guidelines" located at http://www.cypress.com.


Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25°C.



Logic Block Diagram



Pin Configuration [3]



Note

3. NC pins are not connected on the die.



Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested. Storage Temperature -65° C to + 150°C Ambient Temperature with Power Applied -55° C to + 125°C Supply Voltage to Ground Potential-0.2V to 2.45V ($V_{CCmax} + 0.2$ V) DC Voltage Applied to Outputs in High-Z State $^{[4, 5]}$-0.2V to 2.45V ($V_{CCmax} + 0.2$ V)

DC Input Voltage $^{[4,\ 5]}$ 0.2V to 2.45V (V _{CCr}	_{max} + 0.2V)
Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(in accordance with MIL-STD-883, Method 3015)	> 2001V
Latch-up Current	. > 200 mA

Operating Range

Device Range		Ambient Temperature	V _{CC} ^[6]	
CY62157EV18LL	Industrial	–40°C to +85°C	1.65V to 2.25V	

Electrical Characteristics (Over the Operating Range)

	D	T 1 O 1717		55 ns	5			
Parameter	Description	Test Conditions			Typ [2]	Max	Unit	
V _{OH}	Output HIGH Voltage	I _{OH} = -0.1 mA	V _{CC} = 1.65V	1.4			V	
V _{OL}	Output LOW Voltage	I _{OL} = 0.1 mA	V _{CC} = 1.65V			0.2	V	
V _{IH}	Input HIGH Voltage	V _{CC} = 1.65V to 2.25V		1.4		V _{CC} + 0.2V	V	
V _{IL}	Input LOW Voltage	V _{CC} = 1.65V to 2.25V		-0.2		0.4	V	
I _{IX}	Input Leakage Current	$GND \leq V_I \leq V_CC$				+1	μА	
I _{OZ}	Output Leakage Current	$GND \le V_O \le V_{CC}$, Output Disabled				+1	μА	
I _{CC}	V _{CC} Operating Supply	$f = f_{max} = 1/t_{RC}$	$V_{CC} = V_{CC(max)}$		18	25	mA	
	Current	f = 1 MHz	I _{OUT} = 0 mA CMOS levels		1.8	3	mA	
I _{SB1}	Automatic CEPower Down Current–CMOS Inputs	$\begin{split} \overline{CE}_1 &\geq V_{CC} - 0.2V \text{ or } CE_2 \leq 0.2V \\ V_{IN} &\geq V_{CC} - 0.2V, V_{IN} \leq 0.2V) \\ f &= f_{max} \text{ (Address and Data Only),} \\ f &= 0 \text{ (\overline{OE}, \overline{WE}, \overline{BHE} and \overline{BLE}), $V_{CC} = V_{CC(max)}$.} \end{split}$			2	8	μА	
I _{SB2} ^[7]	Automatic CE Power Down Current–CMOS Inputs	$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{V or CE}_2 \le 0$ $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{V or V}_{\text{IN}} \le 0.2$ $\text{f} = 0, \text{V}_{\text{CC}} = \text{V}_{\text{CC(max)}}$			2	8	μА	

Capacitance [8]

Parameter	Description	Test Conditions	Max	Unit
C _{IN}	Input Capacitance	$T_A = 25$ °C, $f = 1$ MHz, $V_{CC} = V_{CC(typ)}$	10	pF
C _{OUT}	Output Capacitance		10	pF


- 4. $V_{IL(min)} = -2.0V$ for pulse durations less than 20 ns.
- 5. $V_{IH(max)} = V_{CC} + 0.5V$ for pulse durations less than 20 ns.
- 6. Full Device AC operation assumes a 100 μ s ramp time from 0 to V_{CC} (min) and 200 μ s wait time after V_{CC} stabilization.
- 7. Only chip enable (CE) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the I_{SB2} spec. Other inputs can be left floating.
- 8. Tested initially and after any design or process changes that may affect these parameters.



Thermal Resistance [8]

Parameter	Description	Test Conditions	BGA	Unit
Θ_{JA}		Still air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	72	°C/W
ΘJC	Thermal Resistance (Junction to Case)		8.86	°C/W

AC Test Loads and Waveforms




Parameters	Value	Unit
R1	13500	Ω
R2	10800	Ω
R _{TH}	6000	Ω
V _{TH}	0.80	V

Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions	Min	Typ [2]	Max	Unit
V_{DR}	V _{CC} for Data Retention		1.0			V
I _{CCDR}	Data Retention Current	$V_{CC} = V_{DR}, \overline{CE}_1 \ge V_{CC} - 0.2V,$ $CE_2 \le 0.2V, V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN} \le 0.2V$		1	3	μА
t _{CDR} ^[8]	Chip Deselect to Data Retention Time		0			ns
t _R ^[9]	Operation Recovery Time		t _{RC}			ns

Data Retention Waveform [10]



- 9. Full device operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min)} \ge 100~\mu s$ or stable at $V_{CC(min)} \ge 100~\mu s$.
- 10. BHE BLE is the AND of both BHE and BLE. Deselect the chip by either disabling chip enable signals or by disabling both BHE and BLE.



Switching Characteristics (Over the Operating Range) [11, 12]


	Book title	55			
Parameter	Description	Min	Max	Unit	
Read Cycle			•	1	
t _{RC}	Read Cycle Time	55		ns	
t _{AA}	Address to Data Valid		55	ns	
t _{OHA}	Data Hold from Address Change	10		ns	
t _{ACE}	CE ₁ LOW and CE ₂ HIGH to Data Valid		55	ns	
t _{DOE}	OE LOW to Data Valid		25	ns	
t _{LZOE}	OE LOW to Low-Z [13]	5		ns	
t _{HZOE}	OE HIGH to High-Z [13, 14]		18	ns	
t _{LZCE}	$\overline{\text{CE}}_1$ LOW and CE_2 HIGH to Low-Z [13]	10		ns	
t _{HZCE}	$\overline{\text{CE}}_1$ HIGH and CE_2 LOW to High-Z [13, 14]		18	ns	
t _{PU}	CE ₁ LOW and CE ₂ HIGH to Power Up	0		ns	
t _{PD}	$\overline{\text{CE}}_1$ HIGH and CE₂ LOW to Power Down		55	ns	
t _{DBE}	BLE/BHE LOW to Data Valid		55	ns	
t _{LZBE} ^[15]	BLE/BHE LOW to Low-Z [13]	10		ns	
t _{HZBE}	BLE/BHE HIGH to High-Z [13, 14]		18	ns	
Write Cycle [16]					
t _{WC}	Write Cycle Time	45		ns	
t _{SCE}	$\overline{\text{CE}}_1$ LOW and CE₂ HIGH to Write End	35		ns	
t _{AW}	Address Setup to Write End	35		ns	
t _{HA}	Address Hold from Write End	0		ns	
t _{SA}	Address Setup to Write Start	0		ns	
t _{PWE}	WE Pulse Width	35		ns	
t _{BW}	BLE/BHE LOW to Write End	35		ns	
t _{SD}	Data Setup to Write End	25		ns	
t _{HD}	Data Hold from Write End	0		ns	
t _{HZWE}	WE LOW to High-Z [13, 14]		18	ns	
t _{LZWE}	WE HIGH to Low-Z [13]	10		ns	

- 11. Test conditions for all parameters other than tri-state parameters assume signal transition time of 1V/ns or less, timing reference levels of V_{CC(typ)}/2, input pulse levels of 0 to V_{CC(typ)}, and output loading of the specified I_{OL}/I_{OH} as shown in the "AC Test Loads and Waveforms" on page 4.
- 12. AC timing parameters are subject to byte enable signals (BHE or BLE) not switching when chip is disabled. Please see application note AN13842 for further clarification.
- 13. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZBE} is less than t_{LZDE}, t_{HZOE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZWE} for any given device.
- $14.\,t_{HZOE},\,t_{HZCE},\,t_{HZBE},\,and\,\,t_{HZWE}\,\,transitions\,\,are\,\,measured\,\,when\,\,the\,\,output\,\,enters\,\,a\,\,high\,\,impedance\,\,state.$
- 15. If both byte enables are toggled together, this value is 10 ns.
- 16. The internal write time of the memory is defined by the overlap of WE, CE = V_{IL}, BHE and/or BLE = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.




Switching Waveforms

Read Cycle 1 (Address Transition Controlled) [17, 18]



Read Cycle 2 (OE Controlled) [18, 19]



^{17.} The device is continuously selected. \overline{OE} , $\overline{CE}_1 = V_{IL}$, \overline{BHE} and/or $\overline{BLE} = V_{IL}$, and $\overline{CE}_2 = V_{IH}$.


^{18.} $\overline{\text{WE}}$ is HIGH for read cycle.

^{19.} Address valid before or similar to $\overline{\text{CE}}_1$, $\overline{\text{BHE}}$, $\overline{\text{BLE}}$ transition LOW and CE_2 transition HIGH.




Switching Waveforms (continued)

Write Cycle 1 (WE Controlled) [16, 20, 21]



Write Cycle 2 ($\overline{\text{CE}}_1$ or CE_2 Controlled) [16, 20, 21]



Notes: 20. Data IO is high impedance if $\overline{OE} = V_{IH}$.


21. If $\overline{\text{CE}}_1$ goes HIGH and CE_2 goes LOW simultaneously with $\overline{\text{WE}}$ = V_{IH} , the output remains in a high impedance state.

22. During this period, the IOs are in output state and input signals must not be applied.




Switching Waveforms (continued)

Write Cycle 3 (WE Controlled, OE LOW) [21]



Write Cycle 4 ($\overline{BHE}/\overline{BLE}$ Controlled, \overline{OE} LOW) [21]





Truth Table

CE ₁	CE ₂	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Х	Х	Х	Х	Х	High-Z	Deselect/Power Down	Standby (I _{SB})
Х	L	Х	Х	Х	Х	High-Z	Deselect/Power Down	Standby (I _{SB})
Х	Х	Х	Х	Н	Н	High-Z	Deselect/Power Down	Standby (I _{SB})
L	Н	Н	L	L	L	Data Out (IO ₀ –IO ₁₅)	Read	Active (I _{CC})
L	Н	Н	L	Н	L	Data Out (IO ₀ –IO ₇); High-Z (IO ₈ –IO ₁₅)	Read	Active (I _{CC})
L	Н	Н	L	L	Н	High-Z (IO ₀ –IO ₇); Data Out (IO ₈ –IO ₁₅)	Read	Active (I _{CC})
L	Н	Н	Н	L	Н	High-Z	Output Disabled	Active (I _{CC})
L	Н	Н	Н	Н	L	High-Z	Output Disabled	Active (I _{CC})
L	Н	Н	Н	L	L	High-Z	Output Disabled	Active (I _{CC})
L	Н	L	Х	L	L	Data In (IO ₀ –IO ₁₅)	Write	Active (I _{CC})
L	Н	L	Х	Н	L	Data In (IO ₀ –IO ₇); High-Z (IO ₈ –IO ₁₅)	Write	Active (I _{CC})
L	Н	L	Х	L	Н	High-Z (IO ₀ –IO ₇); Data In (IO ₈ –IO ₁₅)	Write Active (I _{CC}	

Ordering Information


Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
55	CY62157EV18LL-55BVXI	51-85150	48-ball Very Fine Pitch Ball Grid Array (Pb-free)	Industrial


Contact your local Cypress sales representative for availability of these parts




Package Diagrams

Figure 1. 48-ball VFBGA (6 x 8 x 1 mm), 51-85150







MoBL is a registered trademark, and More Battery Life is a trademark of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.

51-85150-*D



Document History

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	202862	See ECN	AJU	New Data Sheet
*A	291272	See ECN	SYT	Converted from Advance Information to Preliminary Changed V _{CC} Max from 2.20 to 2.25 V
				Changed V_{CC} stabilization time in footnote #7 from 100 μs to 200 μs
				Changed I _{CCDR} from 4 to 4.5 μA
				Changed t _{OHA} from 6 ns to 10 ns for both 35 ns and 45 ns Speed Bins
				Changed t _{DOE} from 15 and 22 ns to 18 and 22 ns for the 35 and 45 ns Speed Bins respectively
				Changed t_{HZOE} , t_{HZBE} and t_{HZWE} from 12 and 15 ns to 15 and 18 ns for the 35 and 48 ns Speed Bins respectively
				Changed t _{HZCE} from 12 and 15 ns to 18 and 22 ns for the 35 and 45 ns Speed Bins
				respectively Changed t_{SCE} , $t_{AW_{,}}$ and t_{BW} from 25 and 40 ns to 30 and 35 ns for the 35 and 45 ns
				Speed Bins respectively Changed t _{SD} from 15 and 20 ns to 18 and 22 ns for the 35 and 45 ns Speed Bins
				respectively
				Added Pb-Free Package Information
*B	444306	See ECN	NXR	Converted from Preliminary to Final
				Removed 35 ns speed bin Removed "L" bin
				Changed ball E3 from DNU to NC
				Removed redundant footnote on DNU
				Modified Maximum Ratings spec for Supply Voltage and DC Input Voltage from 2.4V to 2.45V
				Changed the I_{CC} Typ value from 16 mA to 18 mA and I_{CC} Max value from 28 mA to 25
				mA for test condition $f = fax = 1/t_{RC}$
				Changed the I _{CC} Max value from 2.3 mA to 3 mA for test condition f = 1MHz
				Changed the I_{SB1} and I_{SB2} Max value from 4.5 μ A to 8 μ A and Typ value from 0.9 μ A to 2 μ A respectively
				Updated Thermal Resistance table
				Changed Test Load Capacitance from 50 pF to 30 pF
				Added Typ value for I _{CCDR}
				Changed the I _{CCDR} Max value from 4.5 μA to 3 μA
				Corrected t _R in Data Retention Characteristics from 100 μs to t _{RC} ns
				Changed t _{LZOE} from 3 to 5
				Changed t _{LZCE} from 6 to 10
				Changed t _{HZCE} from 22 to 18
				Changed t _{LZBE} from 6 to 5
				Changed t _{PWE} from 30 to 35
				Changed t _{SD} from 22 to 25 Changed t _{I ZWE} from 6 to 10
				Added footnote #13
				Updated the ordering Information and replaced the Package Name column with
				Package Diagram
	L			



Document Title: CY62157EV18 MoBL [®] 8-Mbit (512K x 16) Static RAM Document Number:38-05490				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
*D	908120	See ECN	VKN	Added footnote #7 related to I _{SB2} Added footnote #12 related AC timing parameters