

To all our customers

Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note : Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp.
Customer Support Dept.
April 1, 2003

8-BIT 12CH D-A CONVERTER WITH BUFFER AMPLIFIERS**DESCRIPTION**

The M62358 is a 12-channel 8-bit voltage output digital to analog converter.

The M62358 includes data latch circuit and gain change circuit of output amplifiers.

Input data is a easy-to-use three-wires serial interface. It is able to cascading serial use with Do terminal.

Gain set up data change a case the each channel's output voltage range is change ,and each channel's output voltage range is able to change severally make use of gain set up data.

FEATURES

- All channel includes gain change latch circuit with output amplifiers.
- 14-bit serial data input
- Built-in reset circuit

APPLICATION

Conversion from digital control data to analog control data for home-use and industrial equipment.

Automatic adjustment by combination with EEPROM and microcomputer(replacement of conventional half-fixed resistor).

Signal gain control of DISPLAY-MONITOR or CTV.

PIN CONFIGURATION (TOP VIEW)


LD	1	22	R
CLK	2	21	VDD
DI	3	20	DO
Ao7	4	19	Ao6
Ao8	5	18	Ao5
Ao9	6	17	Ao4
Ao10	7	16	Ao3
Ao11	8	15	Ao2
Ao12	9	14	Ao1
GND	10	13	Vcc
VrefL	11	12	VrefU

Outline 22P4H

LD	1	24	R
CLK	2	23	VDD
DI	3	22	DO
Ao7	4	21	Ao6
Ao8	5	20	Ao5
Ao9	6	19	Ao4
Ao10	7	18	Ao3
Ao11	8	17	Ao2
Ao12	9	16	Ao1
NC	10	15	NC
GND	11	14	Vcc
VrefL	12	13	VrefU

Outline 24P2-E

NC:NO CONNECTION

BLOCK DIAGRAM

8-BIT 12CH D-A CONVERTER WITH BUFFER AMPLIFIERS**EXPLANATION OF TERMINALS**

Pin No.	Symbol	Function
③	DI	Serial data input terminal
②0	DO	Serial data output terminal
②	CLK	Serial clock input terminal
①	LD	LD terminal input high level than latch circuit data load *1
②1	V _{DD}	Digital power supply terminal
⑯3	V _{CC}	Analog power supply terminal
⑩	GND	Digital and Analog common GND
⑫	V _{refU}	D-A converter high level reference voltage input terminal
⑪	V _{refL}	D-A converter low level reference voltage input terminal
⑬2	̄R	Reset terminal
⑭4	Ao1	8-bit D-A converter output terminal
⑮5	Ao2	
⑯6	Ao3	
⑰7	Ao4	
⑱8	Ao5	
⑲9	Ao6	
⑳4	Ao7	
⑳5	Ao8	
⑳6	Ao9	
⑳7	Ao10	
⑳8	Ao11	
⑳9	Ao12	

*1 When the LD terminal is "H" input data has load.

ABSOLUTE MAXIMUM RATINGS(Ta=25°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Supply voltage		-0.3~13.5	V
V _{DD}	Supply voltage		-0.3~7	V
V _{refU}	D-A converter high level reference voltage		V _{DD}	V
V _{IN}	Input voltage		-0.3~V _{DD} +0.3	V
I _{DO}	Output current		-5~+5	mA
I _{AO}	Buffer amplifier output current range		-5~+5	mA
T _{opr}	Operating temperature		-20~+85	°C
T _{stg}	Storage temperature		-40~+125	°C

RECOMMENDED OPERATING CONDITIONS

- Digital supply voltage V_{DD} 5V±10%
- Analog supply voltage V_{CC} V_{DD}~13V

ELECTRICAL CHARACTERISTICS


Digital part(V_{CC}=13V, V_{DD}=V_{refU}=5V, Ta=25°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
V _{DD}	Supply voltage		4.5		5.5	V
I _{DD}	Circuit current	CLK=1MHz in action			1	mA
V _{IL}	Input low voltage				0.2V _{DD}	V
V _{IH}	Input high voltage		0.8V _{DD}			V
V _{OL}	Output low voltage	I _{OL} =1.0mA			0.4	V
V _{OH}	Output high voltage	I _{OH} =-400μA	V _{DD} -0.4			V

8-BIT 12CH D-A CONVERTER WITH BUFFER AMPLIFIERS

Analog part($V_{cc}=13V$, $V_{DD}=V_{refU}=5V$, $T_a=-20^{\circ}C \sim +85^{\circ}C$, unless otherwise noted)


Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
V_{cc}	Supply voltage		V_{DD}		13	V
I_{cc}	Circuit current			3	6	mA
I_{refU}	D-A converter high level reference input current	All ch s set up at 107/256		2	4	mA
V_{refU}	D-A converter high level reference voltage range		3.5		V_{DD}	V
V_{refL}	D-A converter low level reference voltage range		0		1.5	V
V_{AO}	D-A converter output voltage range	$ I_{AO} =\pm 500\mu A$	0.1		$V_{cc}-0.1$	V
		$ I_{AO} =\pm 1mA$	0.2		$V_{cc}-0.2$	
I_{AO}	Buffer amplifier output current range				± 2.5	mA
DNL	Differential nonlinearity	Guaranteed monotonic	-1.0		1.0	LSB
NL	Nonlinearity		-1.5		1.5	LSB
EZ	Zero code error	$V_{refU}=4.79V$	-2		2	LSB
EF	Full scale error	$V_{refL}=0.95V$ without load	-2		2	LSB
Eo	Gain error		-3		3	%
SR	Output slew rate			0.2		V/ μ s

TIMING CHART (MODEL)

Input data is carried out LD signal Low besides CLK signal positive edge.
CLK,LD is keep generally High level.


8-BIT 12CH D-A CONVERTER WITH BUFFER AMPLIFIERSAC CHARACTERISTICS($T_a = -20\sim85^\circ C$, $V_{cc} = 13V$, $V_{DD} = V_{refU} = 5V$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
tCKL	Clock "L"pulse width		200			ns
tCKH	Clock "H"pulse width		200			ns
tCR	Clock rise time			200		ns
tCF	Clock fall time			200		ns
tdCH	Data set up time		60			ns
tCHD	Data hold time		100			ns
tCHL	LD setup time		200			ns
tLDC	LD hold time		100			ns
tLDH	LD "H" pulse width		100			ns
tDO	Data output delay time	$C_L = 100\text{pF}$	70		350	ns
tLDD	D-A output setting time	Without load			300	μs

TIMING CHART

8-BIT 12CH D-A CONVERTER WITH BUFFER AMPLIFIERS**DIGITAL FORMAT**

•14 bit serial data (LSB)



•Data assignment

D10	D11	D12	D13	:DAC select data
-----	-----	-----	-----	------------------

D8	D9	:GAIN set up data
----	----	-------------------

D0	D1	D2	D3	D4	D5	D6	D7	:DAC set up data
----	----	----	----	----	----	----	----	------------------

(LSB) (MSB)

•GAIN set up data

D8	D9	K	DAC output range (VrefU=5V, VrefL=0V)
0	0	1	0~5V
1	0	1.6	0~8V
0	1	1.8	0~9V
1	1	2.4	0~12V

•DAC select data


D10	D11	D12	D13	DAC selection
0	0	0	0	Don't care
0	0	0	1	Ao1 selection
0	0	1	0	Ao2 selection
0	0	1	1	Ao3 selection
0	1	0	0	Ao4 selection
0	1	0	1	Ao5 selection
0	1	1	0	Ao6 selection
0	1	1	1	Ao7 selection
1	0	0	0	Ao8 selection
1	0	0	1	Ao9 selection
1	0	1	0	Ao10 selection
1	0	1	1	Ao11 selection
1	1	0	0	Ao12 selection
1	1	0	1	Don't care
1	1	1	0	Don't care
1	1	1	1	Don't care

•DAC set up data

(LSB)							(MSB)	
D0	D2	D3	D4	D5	D6	D7	DAC voltage	
0	0	0	0	0	0	0	1/256•(VrefU-VrefL) •K +VrefL	
1	0	0	0	0	0	0	2/256•(VrefU-VrefL) •K +VrefL	
0	0	0	0	0	0	0	3/256•(VrefU-VrefL) •K +VrefL	
1	0	0	0	0	0	0	4/256•(VrefU-VrefL) •K +VrefL	
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮
0	1	1	1	1	1	1	255/256•(VrefU-VrefL) •K +VrefL	
1	1	1	1	1	1	1	256/256•(VrefU-VrefL) •K +VrefL	

$$A_o = \frac{2^0 X D_0 + 2^1 X D_1 + 2^2 X D_2 + \dots + 2^6 X D_6 + 2^7 X D_7 + 1}{256} • (V_{refU} - V_{refL}) • K + V_{refL}$$

K: Amplifiers gain

8-BIT 12CH D-A CONVERTER WITH BUFFER AMPLIFIERS**APPLICATION CIRCUIT**

This IC's output amplifier has an advantage to capacitive load. So it's no problem at device action when connect capacitor among output to GND for every noise eliminate.

*1 If be used in a cathode-ray tube sets and high voltage sets, please connect capacitor among output to GND, about 0.1μF~1μF, because keep off effect of spark and electric discharge etc.