


**IN74LS245**

## Octal 3-State Noninverting Bus Transceiver


These octal bus transceiver are designed for asynchronous two-way communication between data buses. The control function implementation minimized external timing requirements.

The device allows data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the directional control (DIR) input. The enable input(E) can be used to disable the device so that the buses are effectively isolated.


- Bidirectional Bus Transceiver in a High-Density 20-Pin Package
- 3-state Outputs Drive Bus Lines Directly
- P-N-P Inputs D-C Loading on Bus Lines
- Hysteresis at Bus Inputs Improve Noise Margins
- Typical Propagation Delay Times; Port to Port ... 8 ns



### LOGIC DIAGRAM



### PIN ASSIGNMENT



### FUNCTION TABLE

Control Inputs		Operation
Output Enable	Direction	
L	L	Data Transmitted from Bus B to Bus A
L	H	Data Transmitted from Bus A to Bus B
H	X	Buses Isolated (High Impedance State)

X = don't care

**MAXIMUM RATINGS\***

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply Voltage	7.0	V
V <sub>IN</sub>	Input Voltage	7.0	V
V <sub>OUT</sub>	Output Voltage	5.5	V
T <sub>stg</sub>	Storage Temperature Range	-65 to +150	°C

\*Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

**RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Unit
V <sub>CC</sub>	Supply Voltage	4.75	5.25	V
V <sub>IH</sub>	High Level Input Voltage	2.0		V
V <sub>IL</sub>	Low Level Input Voltage		0.8	V
I <sub>OH</sub>	High Level Output Current		-15	mA
I <sub>OL</sub>	Low Level Output Current		24	mA
T <sub>A</sub>	Ambient Temperature Range	0	+70	°C


**DC ELECTRICAL CHARACTERISTICS** over full operating conditions

Symbol	Parameter	Test Conditions	Guaranteed Limit		Unit
			Min	Max	
V <sub>IK</sub>	Input Clamp Voltage	V <sub>CC</sub> = min, I <sub>IN</sub> = -18 mA		-1.5	V
V <sub>OH</sub>	High Level Output Voltage	V <sub>CC</sub> = min, I <sub>OH</sub> = -1.0 mA	2.7		V
		V <sub>CC</sub> = min, I <sub>OH</sub> = -3.0 mA	2.4		
		V <sub>CC</sub> = min, I <sub>OH</sub> = -15 mA	2.0		
V <sub>OL</sub>	Low Level Output Voltage	V <sub>CC</sub> = min, I <sub>OL</sub> = 12 mA		0.4	V
		V <sub>CC</sub> = min, I <sub>OL</sub> = 24 mA		0.5	
V <sub>T+</sub> - V <sub>T-</sub>	Hysteresis	V <sub>CC</sub> = min	0.2		V
I <sub>OZH</sub>	Output Off Current HIGH	V <sub>CC</sub> = max, V <sub>OUT</sub> = 2.7 V		20	μA
I <sub>OZL</sub>	Output Off Current LOW	V <sub>CC</sub> = max, V <sub>OUT</sub> = 0.4 V		-0.2	mA
I <sub>IH</sub>	High Level Input Current	V <sub>CC</sub> = max, V <sub>IN</sub> = 2.7 V		20	μA
		V <sub>CC</sub> = max, V <sub>IN</sub> = 5.5 V (A or B)		0.1	mA
		V <sub>CC</sub> = max, V <sub>IN</sub> = 7.0 V for Pin1, Pin 19		0.1	
I <sub>IL</sub>	Low Level Input Current	V <sub>CC</sub> = max, V <sub>IN</sub> = 0.4 V		-0.2	mA
I <sub>O</sub>	Output Short Circuit Current	V <sub>CC</sub> = max, V <sub>O</sub> = 0 V (Note 1)	-40	-225	mA
I <sub>CC</sub>	Supply Current	Outputs High	V <sub>CC</sub> = max Outputs open	70	mA
		Outputs Low		90	
		All outputs disable		95	


Note 1: Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

**AC ELECTRICAL CHARACTERISTICS** ( $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5.0\text{ V}$ ,  $t_r = 15\text{ ns}$ ,  
 $t_f = 6.0\text{ ns}$ )

Symbol	Parameter	Test Condition	Min	Max	Unit
$t_{PLH}$	Propagation Delay Time, Low-to-High Level Output (from A or B to Output)	$C_L = 45\text{ pF}$ , $R_L = 667\ \Omega$		12	ns
$t_{PHL}$	Propagation Delay Time, High-to-Low Level Output (from A or B to Output)			12	ns
$t_{PZH}$	Output Enable Time to High Level (from OE to Output)			40	ns
$t_{PZL}$	Output Enable Time to Low Level (from OE to Output)			40	ns
$t_{PHZ}$	Output Disable Time from High Level (from OE to Output)	$C_L = 5\text{ pF}$ $R_L = 667\ \Omega$		25	ns
$t_{PLZ}$	Output Disable Time from Low Level (from OE to Output)			25	ns




**Figure 1. Switching Waveforms**  
(See Figure 3)




$t_{PZL}$  - S1 closed, S2 opened  
 $t_{PZH}$  - S1 opened, S2 closed  
 $t_{PLZ}$ ,  $t_{PHZ}$  - S1 and S2 closed

**Figure 2. Switching Waveforms**  
(See Figure 4)



NOTES A.  $C_L$  includes probe and jig capacitance.  
 B. All diodes are 1N916 or 1N3064.


**Figure 3. Test Circuit**






NOTES A.  $C_L$  includes probe and jig capacitance.  
 B. All diodes are 1N916 or 1N3064.

**Figure 4. Test Circuit**

EXPANDED LOGIC DIAGRAM



**N SUFFIX PLASTIC DIP  
(MS - 001AD)**






$\oplus 0.25 (0.010) \text{M} \text{T}$

**NOTES:**

- Dimensions "A", "B" do not include mold flash or protrusions.  
Maximum mold flash or protrusions 0.25 mm (0.010) per side.

Symbol	Dimension, mm	
	MIN	MAX
A	24.89	26.92
B	6.1	7.11
C		5.33
D	0.36	0.56
F	1.14	1.78
G	2.54	
H	7.62	
J	0°	10°
K	2.92	3.81
L	7.62	8.26
M	0.2	0.36
N	0.38	

**D SUFFIX SOIC  
(MS - 013AC)**



$\oplus 0.25 (0.010) \text{M} \text{T} \text{CM}$

**NOTES:**

- Dimensions A and B do not include mold flash or protrusion.
- Maximum mold flash or protrusion 0.15 mm (0.006) per side for A; for B - 0.25 mm (0.010) per side.

Symbol	Dimension, mm	
	MIN	MAX
A	12.6	13
B	7.4	7.6
C	2.35	2.65
D	0.33	0.51
F	0.4	1.27
G	1.27	
H	9.53	
J	0°	8°
K	0.1	0.3
M	0.23	0.32
P	10	10.65
R	0.25	0.75