

16-Mbit (1M x 16) Static RAM

Features

■ Very high speed: 55 ns

■ Wide voltage range: 1.65V - 2.25V

■ Ultra low standby power

Typical standby current: 1.5 μA
 Maximum standby current: 12 μA

■ Ultra low active power

□ Typical active current: 2.2 mA @ f = 1 MHz

■ Easy memory expansion with \overline{CE}_1 , CE_2 , and \overline{OE} features

■ Automatic power down when deselected

■ CMOS for optimum speed and power

■ Offered in Pb-free 48-ball VFBGA packages

Functional Description

The CY62167EV18 is a high performance CMOS static RAM organized as 1M words by 16 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life™ (MoBL®) in portable applications such as cellular telephones. The device also has an automatic power down feature that reduces power consumption


by 99% when addresses are not $\underline{\operatorname{tog}}$ gling. Place the device into $\underline{\operatorname{standby}}$ $\underline{\operatorname{mode}}$ when deselected ($\overline{\operatorname{CE}}_1$ HIGH or $\overline{\operatorname{CE}}_2$ LOW or both $\overline{\operatorname{BHE}}$ and $\overline{\operatorname{BLE}}$ are HIGH). The input and output pins ($\overline{\operatorname{IO}}_0$ through $\overline{\operatorname{IO}}_{15}$) are placed in a high impedance state when: the device is deselected ($\overline{\operatorname{CE}}_1$ HIGH or $\overline{\operatorname{CE}}_2$ LOW); outputs are disabled ($\overline{\operatorname{OE}}$ $\underline{\operatorname{HIGH}}$); both Byte High Enable and Byte Low Enable are disabled ($\overline{\operatorname{BHE}}$, $\overline{\operatorname{BLE}}$ HIGH); and a write operation is in progress ($\overline{\operatorname{CE}}_1$ LOW, $\overline{\operatorname{CE}}_2$ HIGH and $\overline{\operatorname{WE}}$ LOW).

To write to the device, take Chip Enables ($\overline{\text{CE}}_1$ LOW and CE₂ HIGH) and Write Enable ($\overline{\text{WE}}$) input LOW. If Byte Low Enable ($\overline{\text{BLE}}$) is LOW, then data from IO pins (IO₀ through IO₇) is written into the location specified on the address pins (A₀ through A₁₉). If Byte High Enable (BHE) is LOW, then data from IO pins (IO₈ through IO₁₅) is written into the location specified on the address pins (A₀ through A₁₉).

To read from the device, take Chip Enables ($\overline{\text{CE}}_1$ LOW and CE₂ HIGH) and Output Enable ($\overline{\text{OE}}$) LOW while forcing the Write Enable ($\overline{\text{WE}}$) HIGH. If Byte Low Enable ($\overline{\text{BLE}}$) is LOW, then data from the memory location specified by the address pins appears on IO₀ to IO₇. If Byte High Enable ($\overline{\text{BHE}}$) is LOW, then data from memory appears on IO₈ to IO₁₅. See the Truth Table on page 9 for a complete description of read and write modes.

For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines.


Logic Block Diagram





Pin Configuration

Figure 1. 48-Ball VFBGA (6 x 7 x 1mm) / (6 x 8 x 1mm) Top View [1, 2, 3]



Product Portfolio

									Power Di	ssipation		
Product	V _{CC} Range (V)		V _{CC} Range (V) Speed (ns)		Operating I _{CC} (mA)				Standby I (A)			
					f = 1 MHz		f = f _{max}		Standby I _{SB2} (μ A)			
	Min	Typ ^[4]	Max		Typ ^[4]	Max	Typ ^[4]	Max	Typ ^[4]	Max		
CY62167EV18LL	1.65	1.8	2.25	55	2.2	4.0	25	30	1.5	12		

- The information related to 6 x 7 x 1 mm VFBGA package is preliminary.
 NC pins are not connected on the die.
 Ball H6 for the VFBGA package can be used to upgrade to a 32M density.
- 4. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25°C.



Maximum Ratings

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested. Storage Temperature-65°C to + 150°C

Ambient Temperature with

Power Applied –55°C to + 125°C

Supply Voltage to Ground

Potential –0.2V to 2.45V (V_{CC}(max) + 0.2V)

DC Voltage Applied to Outputs in High Z State $^{[5,\ 6]}$ –0.2V to 2.45V ($V_{CC}(max)$ + 0.2V)

DC Input Voltage ^[5, 6] –0.2V to 2.45V (V	$T_{CC}(max) + 0.2V$
Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(MIL-STD-883, Method 3015)	>2001V
Latch up Current	>200 mA

Operating Range

Device	Range	Ambient Temperature	V cc ^[7]	
CY62167EV18LL	Industrial	–40°C to +85°C	1.65V to 2.25V	

Electrical Characteristics

Over the Operating Range

	Barrietta	T 4	0		55 ns			
Parameter	Description	lest	Test Conditions			Max	Unit	
V _{OH}	Output HIGH Voltage	I _{OH} = -0.1 mA		1.4			V	
V_{OL}	Output LOW Voltage	I _{OL} = 0.1 mA				0.2	V	
V _{IH}	Input HIGH Voltage	V _{CC} = 1.65V to 2.2	25V	1.4		V _{CC} + 0.2V	V	
V _{IL}	Input LOW Voltage	V _{CC} = 1.65V to 2.2	25V	-0.2		0.4	V	
I _{IX}	Input Leakage Current	$GND \le V_1 \le V_{CC}$		-1		+1	μА	
I _{OZ}	Output Leakage Current	$GND \le V_O \le V_{CC}$, C	Output Disabled	-1		+1	μА	
I _{CC}	V _{CC} Operating Supply	$f = f_{max} = 1/t_{RC}$	$V_{CC} = V_{CC}(max)$		25	30	mA	
	Current	f = 1 MHz	I _{OUT} = 0 mA CMOS levels		2.2	4.0	mA	
I _{SB1}	Automatic CE Power Down Current – CMOS Inputs	$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{V or } \text{CE}_2 \le 0.2 \text{V}$ $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{V}, \text{V}_{\text{IN}} \le 0.2 \text{V})$ $\text{f} = \text{f}_{\text{max}}(\text{Address and Data Only}),$ $\text{f} = 0 \ (\overline{\text{OE}}, \overline{\text{WE}}, \overline{\text{BHE}} \text{ and } \overline{\text{BLE}}),$ $\text{V}_{\text{CC}} = \text{V}_{\text{CC}}(\text{max})$			1.5	12	μА	
I _{SB2} ^[8]	Automatic CE Power Down Current – CMOS Inputs	$\overline{CE}_1 \ge V_{CC} - 0.2V$ $V_{IN} \ge V_{CC} - 0.2V$ $f = 0, V_{CC} = V_{CC}(r)$	or $V_{IN} \leq 0.2V$,		1.5	12	μА	

Capacitance

Tested initially and after any design or process changes that may affect these parameters.

Parameter	Description	Test Conditions	Max	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	10	pF
C _{OUT}	Output Capacitance	$V_{CC} = V_{CC(typ)}$	10	pF

- Notes

 5. V_{IL}(min) = -2.0V for pulse durations less than 20 ns.

 6. V_{IH}(max) = V_{CC} + 0.75V for pulse durations less than 20 ns.

 7. Full Device AC ope<u>ration</u> is based on a 100 μs ramp time from 0 to V_{CC}(min) and 200 μs wait time after V_{CC} stabilization.

 8. Only chip enables (CE₁ and CE₂), and byte enables (BHE and BLE) must be tied to CMOS levels to meet the I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.





Thermal Resistance

Tested initially and after any design or process changes that may affect these parameters.


Parameter	Description	Test Conditions	VFBGA (6 x 7 x 1mm)	VFBGA (6 x 8 x 1mm)	Unit
Θ_{JA}	Thermal Resistance (Junction to Ambient)	Still air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	27.74	55	°C/W
Θ _{JC}	Thermal Resistance (Junction to Case)		9.84	16	°C/W

AC Test Loads and Waveforms





Equivalent to: THÉVENIN EQUIVALENT




Parameters	1.8V	Unit
R1	13500	Ω
R2	10800	Ω
R _{TH}	6000	Ω
V _{TH}	0.80	V

Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions	Min	Typ ^[4]	Max	Unit
V_{DR}	V _{CC} for Data Retention		1.0			V
I _{CCDR} ^[8]		$V_{CC} = 1.0V, \overline{CE}_1 \ge V_{CC} - 0.2V, CE_2 \le 0.2V,$ $V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN} \le 0.2V$			10	μА
t _{CDR} ^[9]	Chip Deselect to Data Retention Time		0			ns
t _R ^[10]	Operation Recovery Time		t _{RC}			ns

Data Retention Waveform



- 9. Tested initially and after any design or process changes that may affect these parameters.
- 10. Full device operation requires linear V_{CC} ramp from V_{DR} to V_{CC}(min) ≥ 100 μs or stable at V_{CC}(min) ≥ 100 μs.

 11. BHE.BLE is the AND of both BHE and BLE. Deselect the chip by either disabling the chip enable signals or by disabling both BHE and BLE.



Switching Characteristics

Over the Operating Range^[12, 13]

D	De a suisti su	55	55 ns		
Parameter	Description	Min	Max	Unit	
Read Cycle					
t _{RC}	Read Cycle Time	55		ns	
t _{AA}	Address to Data Valid		55	ns	
t _{OHA}	Data Hold from Address Change	10		ns	
t _{ACE}	CE ₁ LOW and CE ₂ HIGH to Data Valid		55	ns	
t _{DOE}	OE LOW to Data Valid		25	ns	
t _{LZOE}	OE LOW to Low-Z ^[14]	5		ns	
t _{HZOE}	OE HIGH to High-Z ^[14, 15]		18	ns	
t _{LZCE}	CE ₁ LOW and CE ₂ HIGH to Low-Z ^[14]	10		ns	
t _{HZCE}	CE ₁ HIGH and CE ₂ LOW to High-Z ^[14, 15]		18	ns	
t _{PU}	CE ₁ LOW and CE ₂ HIGH to Power Up	0		ns	
t _{PD}	CE ₁ HIGH and CE ₂ LOW to Power Down		55	ns	
t _{DBE}	BLE/BHE LOW to Data Valid		55	ns	
t _{LZBE}	BLE/BHE LOW to Low-Z ^[14]	10		ns	
t _{HZBE}	BLE/BHE HIGH to High-Z ^[14, 15]		18	ns	
Write Cycle ^{[16}	3]	·			
t _{WC}	Write Cycle Time	55		ns	
t _{SCE}	CE ₁ LOW and CE ₂ HIGH to Write End	40		ns	
t _{AW}	Address Setup to Write End	40		ns	
t _{HA}	Address Hold from Write End	0		ns	
t _{SA}	Address Setup to Write Start	0		ns	
t _{PWE}	WE Pulse Width	40		ns	
t _{BW}	BLE/BHE LOW to Write End	40		ns	
t _{SD}	Data Setup to Write End	25		ns	
t _{HD}	Data Hold from Write End	0		ns	
t _{HZWE}	WE LOW to High-Z ^[14, 15]		20	ns	
t _{LZWE}	WE HIGH to Low-Z ^[14]	10		ns	

Notes

Test conditions for all parameters other than tri-state parameters are based on signal transition time of 1V/ns, timing reference levels of V_{CC(typ)}/2, input pulse levels of 0 to V_{CC(typ)}, and output loading of the specified I_{OL}/I_{OH} as sho<u>wn in AC Test Loads and Waveforms on page 4.</u>
 AC timing parameters are subject to byte enable signals (BHE or BLE) not switching when chip is disabled. See application note AN13842 for further clarification.

^{14.} At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZBE} is less than t_{LZDE}, t_{HZDE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZOE}, and t_{HZWE} for any given device.

^{15.} t_{HZOE}, t_{HZDE}, and t_{HZWE} transitions are measured when the <u>output</u> enters a <u>high</u> impedance state.

16. The internal memory write time is defined by the overlap of WE, CE₁ = V_{IL}, BHE and/or BLE = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.



Switching Waveforms

Figure 2 shows address transition controlled read cycle waveforms.^[17, 18]

Figure 2. Read Cycle No. 1





Figure 3 shows $\overline{\text{OE}}$ controlled read cycle waveforms.^[18, 19]

Figure 3. Read Cycle No. 2



^{17.} The device is continuously selected. \overline{OE} , $\overline{CE}_1 = V_{IL}$, \overline{BHE} , \overline{BLE} or both = V_{IL} , and $CE_2 = V_{IH}$.

^{18.} $\overline{\text{WE}}$ is HIGH for read cycle.


19. Address valid before or similar to $\overline{\text{CE}}_1$, $\overline{\text{BHE}}$, $\overline{\text{BLE}}$ transition LOW and $\overline{\text{CE}}_2$ transition HIGH.



Switching Waveforms (continued)

Figure 4 shows $\overline{\text{WE}}$ controlled write cycle waveforms.[16, 20, 21]

Figure 4. Write Cycle No. 1



Notes
20. Data IO is high impedance if $\overline{OE} = V_{IH}$.
21. If \overline{CE}_1 goes HIGH and CE_2 goes LOW simultaneously with $\overline{WE} = V_{IH}$, the output remains in a high impedance state.
22. During this period the IOs are in output state. Do not apply input signals.



Switching Waveforms (continued)

Figure 5 shows $\overline{\text{CE}}_1$ or CE_2 controlled write cycle waveforms. $^{[16,\ 20,\ 21]}$

Figure 5. Write Cycle No. 2





Figure 6 shows $\overline{\text{WE}}$ controlled, $\overline{\text{OE}}$ LOW write cycle waveforms.^[21]

Figure 6. Write Cycle No. 3






Switching Waveforms (continued)

Figure 7 shows BHE/BLE controlled, OE LOW write cycle waveforms.^[21]

Figure 7. Write Cycle No. 4



Truth Table

CE ₁	CE ₂	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Х	Х	Χ	Х	Χ	High Z	Deselect / Power Down	Standby (I _{SB})
Х	L	Х	Χ	Х	Χ	High Z	Deselect / Power Down	Standby (I _{SB})
Х	Х	Х	Χ	Н	Н	High Z	Deselect / Power Down	Standby (I _{SB})
L	Н	Н	L	L	L	Data Out (IO ₀ –IO ₁₅)	Read	Active (I _{CC})
L	Н	Н	L	Н	L	Data Out (IO ₀ –IO ₇); High Z (IO ₈ –IO ₁₅)	Read	Active (I _{CC})
L	Н	Н	L	L	Η	High Z (IO ₀ –IO ₇); Data Out (IO ₈ –IO ₁₅)	Read	Active (I _{CC})
L	Н	Н	Ι	L	Ι	High Z	Output Disabled	Active (I _{CC})
L	Н	Н	Ι	Н	Ш	High Z	Output Disabled	Active (I _{CC})
L	Н	Н	Ι	L	Ш	High Z	Output Disabled	Active (I _{CC})
L	Н	L	Χ	L	Ш	Data In (IO ₀ –IO ₁₅)	Write	Active (I _{CC})
L	Н	L	Х	Н	L	Data In (IO ₀ –IO ₇); High Z (IO ₈ –IO ₁₅)	Write	Active (I _{CC})
L	Н	L	Х	L	Н	High Z (IO ₀ –IO ₇); Data In (IO ₈ –IO ₁₅)	Write	Active (I _{CC})


Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
55	CY62167EV18LL-55BAXI	001-13297	48-ball VFBGA (6 × 7 × 1 mm) (Pb-free)	Industrial
	CY62167EV18LL-55BVXI	51-85150	48-ball VFBGA (6 × 8 × 1 mm) (Pb-free)	



Package Diagram

Figure 8. 48-Ball VFBGA (6 x 7 x 1 mm), 001-13297




- NOTES: 1. ALL DIMENSION ARE IN MM [MAX/MIN] 2. JEDEC REFERENCE : MO-216 3. PACKAGE WEIGHT : 0.03g


001-13297-*A




Package Diagram

Figure 9. 48-Ball VFBGA (6 x 8 x 1 mm), 51-85150







51-85150-*D



Document History Page

Documer Documer	nt Title: CY62 nt Number: 3	167EV18 MoE 8-05447	3L [®] 16-Mbit	(1M x 16) Static RAM
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	202600	01/23/04	AJU	New Data Sheet
*A	463674	See ECN	NXR	Converted from Advance Information to Preliminary Changed $V_{CC(max)}$ from 2.20V to 2.25V Removed 'L' bin and 35 ns speed bin from product offering Changed ball E3 from DNU to NC Removed redundant foot note on DNU Changed the $I_{SB2(typ)}$ value from 1.3 μ A to 1.5 μ A Changed the $I_{CC(max)}$ value from 40 mA to 25 mA Changed the AC Test Load Capacitance value from 50 pF to 30 pF Corrected typo in Data Retention Characteristics (tR) from 100 μ s to tRC ns Changed the I_{CCDR} Value from 8 μ A to 5 μ A Changed I_{CCDR} Value from 8 μ A to 5 μ A Changed I_{CCDR} Value from 8 ns to 10 ns Changed I_{CCDR} from 3 ns to 5 ns Changed I_{CCDR} , I_{LZCE} , I_{LZBE} , and I_{LZWE} from 15 ns to 18 ns Changed I_{CCE} , I
*B	469182	See ECN	NSI	Minor Change: Moved to external web
*C	619122	See ECN	NXR	Replaced 45 ns speed bin with 55 ns speed bin
*D	1130323	See ECN	VKN	Converted from preliminary to final Added footnote# 8 related I_{SB2} and I_{CCDR} Changed I_{SB1} and I_{SB2} spec from 10 μA to 12 μA Changed I_{CCDR} spec from 8 μA to 10 μA Added footnote# 13 related AC timing parameters Changed t_{WC} spec from 45 ns to 55 ns Changed t_{SCE} , t_{AW} , t_{PWE} , t_{BW} spec from 35 ns to 40 ns Changed t_{HZWE} spec from 18 ns to 20 ns
*E	1388287	See ECN	VKN	Added 48-Ball VFBGA (6 x 7 x 1mm) package Added footnote# 1 related to FBGA package Updated Ordering Information table

© Cypress Semiconductor Corporation, 2004-2007. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.