Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note: Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp. Customer Support Dept. April 1, 2003



4194304-BIT (262144-WORD BY 16-BIT) CMOS STATIC RAM

DESCRIPTION

The M5M5V416B is a family of low voltage 4-Mbit static RAMs organized as 262,144-words by 16-bit, fabricated by Mitsubishi's high-performance 0.25 μ m CMOS technology.

The M5M5V416B is suitable for memory applications where a simple interfacing, battery operating and battery backup are the important design objectives.

M5M5V416BTP,RT are packaged in a 44-pin 400mil thin small outline package. M5M5V416BTP (normal lead bend type package), M5M5V416BRT (reverse lead bend type package), both types are very easy to design a printed circuit board.

From the point of operating temperature, the family is divided into three versions; "Standard", "W-version", and "I-version". Those are summarized in the part name table below.


FEATURES

- ●Single +2.7~+3.6V power supply
- Small stand-by current: 0.3µA(3V,typ.)
- ●No clocks, No refresh
- ■Data retention supply voltage=2.0V to 3.6V
- •All inputs and outputs are TTL compatible.
- ●Easy memory expansion by S1, S2, BC1 and BC2
- ●Common Data I/O
- Three-state outputs: OR-tie capability
- OE prevents data contention in the I/O bus
- ●Process technology: 0.25µm CMOS
- Package: 44 pin 400mil TSOP (II)

Version,				Stan	d-by c	urrent l	CC(PD),	Vcc=3.	0V	Activ e
Operating	Part name	Power	Access time	typ	oical *	ı	Ratings	(max.)		current
temperature	r are name	Supply	max.	25°C	40°C	25°C	40°C	70°C	85°C	Icc1 (3.0V, typ.)
I-v ersion -40 ~ +85°C	M5M5V416BTP,RT -70HI	2.7 ~ 3.6V	70ns	0.3μΑ	1µA	1μΑ	ЗμΑ	15μΑ	30μΑ	50mA (10MHz) 7mA (1MHz)

^{* &}quot;ty pical" parameter is sampled, not 100% tested.

PIN CONFIGURATION



Pin	Function
A0 ~ A17	Address input
DQ1 ~ DQ16	Data input / output
<u></u>	Chip select input 1
S2	Chip select input 2
$\overline{\mathbb{W}}$	Write control input
OE	Output enable input
BC1	Lower Byte (DQ1 ~ 8)
BC2	Upper Byte (DQ9 ~ 16)
Vcc	Power supply
GND	Ground supply

Outline: 44P3W-H/J NC: No Connection

4194304-BIT (262144-WORD BY 16-BIT) CMOS STATIC RAM

FUNCTION

The M5M5V416BTP,RT are organized as 262,144-words by 16-bit. These devices operate on a single +2.7~3.6V power supply, and are directly TTL compatible to both input and output. Its fully static circuit needs no clocks and no refresh, and makes it useful.

The operation mode are determined by a combination of the device control inputs $\overline{BC1}$, $\overline{BC2}$, $\overline{S1}$, S2 , \overline{W} and $\overline{OE}.$ Each mode is summarized in the function table.

A write operation is executed whenever the low level \overline{W} overlaps with the low level $\overline{BC1}$ and/or $\overline{BC2}$ and the low level $\overline{S1}$ and the high level S2. The address(A0~A17) must be set up before the write cycle and must be stable during the entire cycle.

A read operation is executed by setting \overline{W} at a high level and \overline{OE} at a low level while $\overline{BC1}$ and/or $\overline{BC2}$ and $\overline{S1}$ and $\overline{S2}$ are in an active state $\overline{(S1}=L,S2=H)$.

When setting $\overline{BC1}$ at the high level and other pins are in an active stage, upper-byte are in a selectable mode in which both reading and writing are enabled, and lower-byte are in a non-selectable mode. And when setting $\overline{BC2}$ at a high level and other pins are in an active stage, lower-byte are in a selectable mode and upper-byte are in a non-selectable mode. When setting $\overline{BC1}$ and $\overline{BC2}$ at a high level or $\overline{S1}$ at a high level or S2 at a low level,

the chips are in a non-selectable mode in which both reading and writing are disabled. In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chips and memory expansion by $\overline{BC1}$, $\overline{BC2}$ and $\overline{S1}$, S2.

The power supply current is reduced as low as $0.3\mu A(25^{\circ}C,$ typical), and the memory data can be held at +2V power supply, enabling battery back-up operation during power failure or power-down operation in the non-selected mode.


FUNCTION TABLE

<u>S</u> 1	S2	BC1	BC2	$\overline{\mathbb{W}}$	ŌE	Mode	DQ1~8	DQ9~16	lcc
Н	L	Χ	Χ	Χ	Χ	Non selection	High-Z	High-Z	Standby
L	L	Χ	Χ	Χ	Χ	Non selection	High-Z	High-Z	Standby
Н	Н	Χ	Χ	Χ	Χ	Non selection	High-Z	High-Z	Standby
Χ	Χ	Н	Н	Χ	Χ	Non selection	High-Z	High-Z	Standby
L	Н	L	Η	L	Χ	Write	Din	High-Z	Activ e
L	Н	L	Н	Н	L	Read	Dout	High-Z	Activ e
L	Н	L	Н	Н	Н		High-Z	High-Z	Activ e
L	Н	Н	L	L	Χ	Write	High-Z	Din	Activ e
L	Н	Н	L	Η	L	Read	High-Z	Dout	Activ e
L	Н	Н	L	Τ	Η		High-Z	High-Z	Activ e
Ĺ	Н	L	L	L	Χ	Write	Din	Din	Activ e
L	Н	L	L	Η	Ĺ	Read	Dout	Dout	Activ e
Ĺ	Н	L	Ĺ	Н	Н		High-Z	High-Z	Activ e

(note) "H" and "L" in this table mean VIH and VIL respectively.

"X" in this table should be "H" or "L".

BLOCK DIAGRAM



4194304-BIT (262144-WORD BY 16-BIT) CMOS STATIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Units
Vcc	Supply voltage	With respect to GND	-0.5* ~ +4.6	
Vı	Input voltage	With respect to GND	-0.5* ~ Vcc + 0.5	V
Vo	Output voltage	With respect to GND	0 ~ Vcc	
Pd	Power dissipation	Ta=25°C	700	mW
Ta	Operating temperature	I-v ersion	- 40 ~ +85	°C
Tstg	Storage temperature		- 65 ~ + 150	°C

^{* -3.0}V in case of AC (Pulse width \leq 30ns)

DC ELECTRICAL CHARACTERISTICS

(Vcc=2.7 ~ 3.6V, unless otherwise noted)

0	_ ,	Ossalitions					
Symbol	Parameter	Conditions	Conditions		Тур	Max	Units
VIH	High-lev el input v oltage			2.2		Vcc+0.3V	
VIL	Low-lev el input v oltage			-0.3 *		0.6	
V _{OH1}	High-level output voltage 1	Iон= -0.5mA		2.4			V
V_{OH2}	High-level output voltage 2	Iон= -0.05mA		Vcc-0.5V			
V_{OL}	Low-level output voltage	IoL=2mA				0.4	
Ir	Input leakage current	Vi=0 ~ Vcc				±1	μA
lo	Output leakage current	BC1 and BC2=VIH or S1=VIH or S2=VIH or OE=VIH,	VI/O=0 ~ Vcc			±1	μΛ
lcc1		BC1 and BC2≤ 0.2V, S1≤ 0.2V, S2 ≥ Vcc-0.2V other inputs ≤ 0.2V or ≥ Vcc-0.2V	f= 10MHz	-	50	70	
1001	(AC,MOS level)	Output - open (duty 100%)	f= 1MHz	-	7	15	mA
la a o	Active supply current	BC1 and BC2=VIL, S=VIL, S2=VIH other pins =VIH or VIL	f= 10MHz	-	50	70	IIIA
lcc2	(AC,TTL level)	Output - open (duty 100%)	f= 1MHz	-	7	15	
		<1> \$\overline{S1}\geq \text{Vcc} - 0.2V,	+85°C	-	-	40	
		other inputs = 0 ~ Vcc	+70°C	-	-	20	- - μΑ
lcc3	Stand by supply current	S2 ≦0.2V,	+40°C	-	1	5.0	
	(AC,MOS level)	other inputs = 0 ~ Vcc	0 ~ +25°C	-	0.3	2.0	
		BC1 and BC2≧Vcc - 0.2V	- 20 ~ +25°C	-	0.3	2.0	
		S1 ≤ 0.2V, S2 ≧ Vcc - 0.2V Other inputs=0~Vcc	- 40 ~ +25°C	-	0.3	2.0	
Icc4	Stand by supply current (AC,TTL level)	BC1 and BC2=ViH or S1=ViH or S2=ViL Other inputs= 0 ~ Vcc		-	ı	0.5	mA

Note 1: Direction for current flowing into IC is indicated as positive (no mark)

CAPACITANCE

(Vcc=2.7 ~ 3.6V, unless otherwise noted)

Symbol Parameter	Doromotor	Conditions				
	Conditions	Min	Тур	Max	Units	
Сı	Input capacitance	V==GND, V=25mVrms, f=1MHz			10	pF
Со	Output capacitance	Vo=GND,Vo=25mVrms, f=1MHz			10	ρι



^{* -3.0}V in case of AC (Pulse width ≤ 30ns)

Note 2: Typical value is for Vcc=3.0V and Ta=25°C


4194304-BIT (262144-WORD BY 16-BIT) CMOS STATIC RAM

AC ELECTRICAL CHARACTERISTICS

(1) TEST CONDITIONS

(Vcc= $2.7 \sim 3.6$ V, unless otherwise noted)

Supply voltage	2.7V~3.6V
Input pulse	V _{IH} =2.4V,V _{IL} =0.4V
Input rise time and fall time	5ns
Reference level	VoH=VoL=1.5V Transition is measured ±500mV from steady state voltage.(for ten,tdis)
Output loads	Fig.1,CL=30pF CL=5pF (for ten,tdis)




(2) READ CYCLE

		Lir		
Symbol	Parameter	Min	Max	Units
tcr	Read cy cle time	70		ns
ta(A)	Address access time		70	ns
ta(S1)	Chip select 1 access time		70	ns
ta(S2)	Chip select 2 access time		70	ns
ta(BC1)	Byte control 1 access time		70	ns
ta(BC2)	Byte control 2 access time		70	ns
ta(OE)	Output enable access time		35	ns
tdis(S1)	Output disable time after \$\overline{S1}\$ high		25	ns
tdis(S2)	Output disable time after S2 low		25	ns
tdis(BC1)	Output disable time after BC1 high		25	ns
tdis(BC2)	Output disable time after BC2 high		25	ns
tdis(OE)	Output disable time after OE high		25	ns
ten(S1)	Output enable time after S1 low	10		ns
ten(S2)	Output enable time after S2 high	10		ns
ten(BC1)	Output enable time after BC1 low	10		ns
ten(BC2)	Output enable time after BC2 low	10		ns
ten(OE)	Output enable time after OE low	5		ns
t∨(A)	Data valid time after address	10		ns


(3) WRITE CYCLE

		Lir	nits	
Symbol	Parameter	Min	Max	Units
tcw	Write cy cle time	70		ns
$t_w(W)$	Write pulse width	55		ns
tsu(A)	Address setup time	0		ns
tsu(A-WH)	Address setup time with respect to \overline{W}	60		ns
tsu(BC1)	Byte control 1 setup time	60		ns
tsu(BC2)	Byte control 2 setup time	60		ns
tsu(S1)	Chip select 1 setup time	60		ns
$t_{su}(S2)$	Chip select 2 setup time	60		ns
tsu(D)	Data setup time	35		ns
th(D)	Data hold time	0		ns
$t_{rec}(W)$	Write recovery time	0		ns
tdis(W)	Output disable time from W low		25	ns
tdis(OE)	Output disable time from OE high		25	ns
ten(W)	Output enable time from W high	5		ns
ten(OE)	Output enable time from OE low	5		ns

4194304-BIT (262144-WORD BY 16-BIT) CMOS STATIC RAM



4194304-BIT (262144-WORD BY 16-BIT) CMOS STATIC RAM



Note 6: Don't apply inverted phase signal externally when DQ pin is in output mode.




Note 3: Hatching indicates the state is "don't care".

Note 4: A Write occurs during \$\overline{S1}\$ low, \$S2\$ high overlaps \$\overline{BC1}\$ and/or \$\overline{BC2}\$ low and \$\overline{W}\$ low.

Note 5: When the falling edge of \overline{W} is simultaneously or prior to the falling edge of $\overline{BC1}$ and/or $\overline{BC2}$ or the falling edge of $\overline{S1}$ or rising edge of $\overline{S2}$, the outputs are maintained in the high impedance state.

4194304-BIT (262144-WORD BY 16-BIT) CMOS STATIC RAM



4194304-BIT (262144-WORD BY 16-BIT) CMOS STATIC RAM

POWER DOWN CHARACTERISTICS

(1) ELECTRICAL CHARACTERISTICS

	Б			Limits			
Symbol	Parameter	Test conditions			Тур	Max	Units
Vcc (PD)	Power down supply voltage			2.0			V
VI (BC)	Byte control input BC1 & BC2			2.0			V
VI (S1)	Chip select input \$\overline{S1}\$			2.0			V
VI (S2)	Chip select input S2					0.2	V
	Power down supply current	Vcc=3.0V	+85°C	-	-	30	μΑ
		S1≧Vcc - 0.2V S2≧Vcc - 0.2V or ≦ 0.2V other inputs=0~3V < 2 >	+70°C	-	-	15	μA
ICC (PD)			+40°C	-	1	3	μA
		S2 ≦0.2V other inputs=0~3V	0 ~ +25°C	-	0.3	1	μΑ
			-20 ~ +25°C	-	0.3	1	μΑ
		other inputs=0~3V	-40 ~ +25°C	-	0.3	1	μA


(2) TIMING REQUIREMENTS

Typical value is for Ta=25°C


0 1 1				11. 1		
Symbol	Parameter	Test conditions	Min	Тур	Max	Units
tsu (PD)	Power down set up time		0			ns
trec (PD)	Power down recovery time		5			ms


(3) TIMING DIAGRAM

S1 control mode Note7: On the $\overline{S1}$ control mode, the level of S2 must be fixed at S2 \geq Vcc-0.2V or S2 \leq 0.2V.



S2 control mode





Keep safety first in your circuit designs!

Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.

Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Semiconductor home page (http://www.mitsubishichips.com).

When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.

The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.

If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

