

### **TDA7564B**


# 4 x 50W multifunction quad power amplifier with built-in diagnostics features

#### **Features**

- Multipower BCD technology
- MOSFET output power stage
- DMOS power output
- New Hi-efficiency (class SB)
- High output power capability 4x28W/4Ω @
   14.4V, 1KHz, 10% THD, 4x50W max, power
- Max. output power 4x72W/2Ω
- Full I<sup>2</sup>C bus driving:
  - St-by
  - Independent front/rear soft play/mute
  - Selectable gain (for low noise line output function)
  - High efficiency enable/disable
  - I<sup>2</sup>C bus digital diagnostics (including AC and DC load detection)
- Full fault protection
- DC offset detection
- Four independent short circuit protection
- Clipping detector (2%/10%)
- Linear thermal shutdown with multiple thermal warning
- ESD protection

### **Description**

The TDA7564B is a new BCD technology QUAD BRIDGE type of car radio amplifier in



Flexiwatt25/PowerSO36 package specially intended for car radio applications.

Thanks to the DMOS output stage the TDA7564B has a very low distortion allowing a clear powerful sound. Among the features, its superior efficiency performance coming from the internal exclusive structure, makes it the most suitable device to simplify the thermal management in high power sets.

The dissipated output power under average listening condition is in fact reduced up to 50% when compared to the level provided by conventional class AB solutions. This device is equipped with a full diagnostics array that communicates the status of each speaker through the I<sup>2</sup>C bus.

Table 1. Device summary

Order code	Package	Packing
TDA7564B	Flexiwatt25 (vertical) Tube	
TDA7564BH	Flexiwatt25 (horizontal)	Tube
TDA7564BPD	PowerSO36	Tube
TDA7564BPDTR	PowerSO36	Tape and reel

January 2008 Rev 2 1/34

Contents TDA7564B

# **Contents**

1	Bloc	k diagrams and application circuit
2	Pins	description
3	Elec	trical specifications 8
	3.1	Absolute maximum ratings
	3.2	Thermal data 8
	3.3	Electrical characteristics
	3.4	Electrical characteristics curves
4	Diag	nostics functional description14
	4.1	Turn-on diagnostic
	4.2	Permanent diagnostics
	4.3	Output DC offset detection
	4.4	AC diagnostic
5	Mult	iple faults
	5.1	Faults availability
6	Ther	mal protection
	6.1	I2C programming/reading sequences
7	Fast	muting
В	I <sup>2</sup> C E	Bus interface
	8.1	Data validity
	8.2	Start and stop conditions
	8.3	Byte format
	8.4	Acknowledge 22
9	Soft	ware specifications
10	Exar	nples of bytes sequence

TDA/564B		Contents
11	Package information	30
12	Revision history	33

**577** 

List of tables TDA7564B

# List of tables

Table 1.	Device summary	. 1
Table 2.	Absolute maximum ratings	. 8
Table 3.	Thermal data	. 8
Table 4.	Electrical characteristics	. 8
Table 5.	Double fault table for turn-on diagnostic	
	IB1	
Table 7.	IB2	25
	DB1	
	DB2	
Table 10.	DB3	27
Table 11.	DB4	28
Table 12	Document revision history	33

TDA7564B List of figures

# **List of figures**

Figure 1.	Block diagram	6
Figure 2.	Application circuit	6
Figure 3.	Flexiwatt25 pins connection diagram (top of view)	7
Figure 4.	PowerSO36 (slug-up) pins connection diagram (top of view)	7
Figure 5.	Quiescent current vs. supply voltage	11
Figure 6.	Output power vs. supply voltage (4W)	11
Figure 7.	Output power vs. supply voltage (2W)	11
Figure 8.	Distortion vs. output power (4W, STD)	11
Figure 9.	Distortion vs. output power ( $4\Omega$ , HI-EFF)	12
Figure 10.	Distortion vs. output power (2Ω, STD)	12
Figure 11.	Distortion vs. frequency (4W)	12
Figure 12.	Distortion vs. frequency (2W)	12
Figure 13.	Crosstalk vs. frequency	12
Figure 14.	Supply voltage rejection vs. freq	12
Figure 15.	Power dissipation and efficiency vs. output power (4W, STD, SINE)	13
Figure 16.	Power dissipation and efficiency vs. output power (4 $\Omega$ , HI-EFF, SINE)	13
Figure 17.	Power dissipation vs. average output power (audio program simulation, 4W)	
Figure 18.	Power dissipation vs. average output power (audio program simulation, 2W)	
Figure 19.	Turn - on diagnostic: working principle	
Figure 20.	SVR and output behavior (case 1: without turn-on diagnostic)	
Figure 21.	SVR and output pin behavior (case 2: with turn-on diagnostic)	15
Figure 22.	Short circuit detection thresholds	
Figure 23.	Load detection thresholds - high gain setting	
Figure 24.	Load detection threshold - low gain setting	
Figure 25.	Restart timing without diagnostic enable (permanent)	
Figure 26.	Restart timing with diagnostic enable (permanent)	
Figure 27.	Current detection high: load impedance  Z  vs. output peak voltage	
Figure 28.	Current detection low: load impedance  Z  vs. output peak voltage	
Figure 29.	Thermal foldback diagram	
Figure 30.	Data validity on the I2C Bus	
Figure 31.	Timing diagram on the I2C Bus	
Figure 32.	Acknowledge on the I2C Bus	
Figure 33.	Flexiwatt25 (horizontal) mechanical data and package dimensions	
Figure 34.	Flexiwatt25 (vertical) mechanical data and package dimensions	
Figure 35	PowerSO36 (slug up) mechanical data and package dimensions	32

# 1 Block diagrams and application circuit

Figure 1. Block diagram





Figure 2. Application circuit



577

TDA7564B Pins description

### 2 Pins description

Figure 3. Flexiwatt25 pins connection diagram (top of view)





Figure 4. PowerSO36 (slug-up) pins connection diagram (top of view)



# 3 Electrical specifications

### 3.1 Absolute maximum ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>op</sub>	Operating supply voltage	18	٧
V <sub>S</sub>	DC supply voltage	28	V
V <sub>peak</sub>	Peak supply voltage (for t = 50ms)	50	V
V <sub>CK</sub>	CK pin voltage	6	٧
V <sub>DATA</sub>	Data pin voltage	6	V
Io	Output peak current (not repetitive t = 100ms)	8	Α
Io	Output peak current (repetitive f > 10Hz)	6	Α
P <sub>tot</sub>	Power dissipation T <sub>case</sub> = 70°C	85	W
T <sub>stg</sub> , T <sub>j</sub>	Storage and junction temperature	-55 to 150	°C

#### 3.2 Thermal data

Table 3. Thermal data

;	Symbol	Parameter	PowerSO	Flexiwatt	Unit
	R <sub>th j-case</sub>	Thermal resistance junction to caseMax.	1	1	°C/W

#### 3.3 Electrical characteristics

Refer to the test circuit,  $V_S$  = 14.4V;  $R_L$  = 4 $\Omega$ ; f = 1KHz;  $G_V$  = 30dB;  $T_{amb}$  = 25°C; unless otherwise specified.

Table 4. Electrical characteristics

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	
Power amplifier							
Vs	Supply voltage range		8		18	V	
I <sub>d</sub>	Total quiescent drain current			170	300	mA	
P <sub>O</sub>	Output power	Max. power (V <sub>S</sub> = 15.2V, square wave input (2Vrms))		50		W	
		THD = 10% THD = 1%	25 20	28 22		W W	
	1	1	1		1	1	

Table 4. Electrical characteristics (continued)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
P <sub>O</sub>	Output power	$R_L = 2\Omega; \text{ EIAJ (V}_S = 13.7\text{V})$ $R_L = 2\Omega; \text{ THD 10\%}$ $R_L = 2\Omega; \text{ THD 1\%}$ $R_L = 2\Omega; \text{ MAX POWER}$	55 40 32 60	68 50 40 75		W W W
THD	Total harmonic distortion	$P_O = 1W$ to 10W; STD MODE HE MODE; $P_O = 1.5W$ HE MODE; $P_O = 8W$		0.02 0.015 0.15	0.1 0.1 0.5	% % %
		$G_V = 12dB$ ; STD Mode $V_O = 0.1$ to 5VRMS		0.02	0.05	%
C <sub>T</sub>	Cross talk	$f = 1KHz$ to $10KHz$ , $R_g = 600\Omega$	50	60		dB
R <sub>IN</sub>	Input impedance		60	100	130	ΚΩ
G <sub>V1</sub>	Voltage gain 1		25	26	27	dB
$\Delta G_{V1}$	Voltage gain match 1		-1		1	dB
G <sub>V2</sub>	Voltage gain 2		11	12	13	dB
∆G <sub>V2</sub>	Voltage gain match 2		-1		1	dB
E <sub>IN1</sub>	Output noise voltage 1	$R_g = 600\Omega \ 20$ Hz to $22$ kHz		35	100	μV
E <sub>IN2</sub>	Output noise voltage 2	$R_g = 600\Omega$ ; GV = 12dB 20Hz to 22kHz		12	30	μV
SVR	Supply Voltage Rejection	$f = 100Hz$ to $10kHz$ ; $V_r = 1Vpk$ ; $R_g = 600\Omega$	50	60		dB
BW	Power bandwidth		100			KHz
A <sub>SB</sub>	Stand-by attenuation		90	110		dB
I <sub>SB</sub>	Stand-by current	$V_{st-by} = 0$		25	50	μΑ
A <sub>M</sub>	Mute attenuation		80	100		dB
V <sub>OS</sub>	Offset voltage	Mute & Play	-100	0	100	mV
V <sub>AM</sub>	Min. supply mute threshold		6.5	7	8	V
CMRR	Input CMRR	$V_{CM} = 1Vpk-pk; Rg = 0 \Omega$		55		dB
T <sub>ON</sub>	Turn ON Delay	D2/D1 (IB1) 0 to 1		20	40	ms
T <sub>OFF</sub>	Turn OFF Delay	D2/D1 (IB1) 1 to 0		20	40	ms
CD <sub>LK</sub>	Clip det high leakage current	CD off		0	5	μА
CD <sub>SAT</sub>	Clip det sat. voltage	CD on; I <sub>CD</sub> = 1mA		150	300	mV
	Clin det TUD level	D0 (IB1) = 1	5	10	15	%
CD <sub>THD</sub>	Clip det THD level	D0 (IB1) = 0	1	2	3	%

Table 4. Electrical characteristics (continued)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
Turn on c	liagnostics 1 (Power amplifier me	ode)				
Pgnd	Short to GND det. (below this limit, the output is considered in short circuit to GND)				1.2	V
Pvs	Short to Vs det. (above this limit, the output is considered in short circuit to $V_{\rm S}$ )		Vs -1.2			V
Pnop	Normal operation thresholds. (Within these limits, the output is considered without faults).	Power Amplifier in st-by	1.8		Vs -1.8	V
Lsc	Shorted load det.				0.5	Ω
Lop	Open load det.		85			Ω
Lnop	Normal load det.		1.5		45	Ω
Turn on c	diagnostics 2 (Line driver mode)					
Pgnd	Short to GND det. (below this limit, the output is considered in short circuit to GND)	Power Amplifier in st-by			1.2	V
Pvs	Short to Vs det. (above this limit, the output is considered in short circuit to VS)		Vs -1.2			V
Pnop	Normal operation thresholds. (Within these limits, the output is considered without faults).		1.8		Vs -1.8	V
Lsc	Shorted load det.				2	Ω
Lop	Open load det.		330			Ω
Lnop	Normal load det.		7		180	Ω
Permane	nt diagnostics 2 (Power amplifier	mode or line driver mode)	'			
Pgnd	Short to GND det. (below this limit, the output is considered in short circuit to GND)				1.2	V
Pvs	Short to Vs det. (above this limit, the output is considered in short circuit to VS)	Power Amplifier in Mute or Play, one or more short circuits protection activated	Vs -1.2			V
Pnop	Normal operation thresholds. (within these limits, the output is considered without faults).		1.8		Vs -1.8	V
1.	Shorted load det	Pow. Amp. mode			0.5	Ω
L <sub>SC</sub>	Shorted load det.	Line Driver mode			2	Ω
V <sub>O</sub>	Offset detection	Power Amplifier in play, AC Input signals = 0	±1.5	±2	±2.5	V
I <sub>NLH</sub>	Normal load current detection	$V_O < (V_S - 5)pk IB2 (D7) = 0$	500			mA

Table 4.	Electrical	characteristics (	(continued)
----------	------------	-------------------	-------------

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit	
I <sub>NLL</sub>	Normal load current detection	$V_O < (V_S - 5)pk IB2 (D7) = 1$	250			mA	
I <sub>OLH</sub>	Open load current detection	$V_O < (V_S - 5)pk IB2 (D7) = 0$			250	mA	
I <sub>OLL</sub>	Open load current detection	V <sub>O</sub> < (V <sub>S</sub> - 5)pk IB2 (D7) =1			125	mA	
I <sup>2</sup> C Bus in	I <sup>2</sup> C Bus interface						
S <sub>CL</sub>	Clock frequency				400	KHz	
V <sub>IL</sub>	Input low voltage				1.5	V	
V <sub>IH</sub>	Input high voltage		2.3			V	

#### 3.4 Electrical characteristics curves

Figure 5. Quiescent current vs. supply voltage




Figure 6. Output power vs. supply voltage  $(4\Omega)$ 





Figure 7. Output power vs. supply voltage  $(2\Omega)$ 

Figure 8. Distortion vs. output power (4 $\Omega$ , STD)






Figure 9. Distortion vs. output power (4 $\Omega$ , HI- Figure 10. Distortion vs. output power (2 $\Omega$ , EFF)




Figure 11. Distortion vs. frequency (4 $\Omega$ )

Figure 12. Distortion vs. frequency (2 $\Omega$ )




Figure 13. Crosstalk vs. frequency

Figure 14. Supply voltage rejection vs. freq.





Figure 15. Power dissipation and efficiency vs. Figure 16. Power dissipation and efficiency vs. output power ( $4\Omega$ , STD, SINE) output power ( $4\Omega$ , HI-EFF, SINE)








Figure 17. Power dissipation vs. average output power (audio program simulation,  $4\Omega$ )

Figure 18. Power dissipation vs. average output power (audio program simulation, 2Ω)





### 4 Diagnostics functional description

#### 4.1 Turn-on diagnostic

It is activated at the turn-on (stand-by out) under I<sup>2</sup>C bus request. Detectable output faults are:

- Short to GND
- Short to Vs
- Short across the speaker
- Open speaker

To verify if any of the above misconnections are in place, a subsonic (inaudible) current pulse (*Figure 19*) is internally generated, sent through the speaker(s) and sunk back. The Turn-on diagnostic status is internally stored until a successive diagnostic pulse is requested (after a I<sup>2</sup>C reading).

If the "stand-by out" and "diag. enable" commands are both given through a single programming step, the pulse takes place first (power stage still in stand-by mode, low, outputs= high impedance).

Afterwards, when the Amplifier is biased, the PERMANENT diagnostic takes place. The previous Turn-on state is kept until a short appears at the outputs.

Figure 19. Turn - on diagnostic: working principle

Figure 20 and 21 show SVR and OUTPUT waveforms at the turn-on (stand-by out) with and without turn-on diagnostic.




Figure 20. SVR and output behavior (case 1: without turn-on diagnostic)





Figure 21. SVR and output pin behavior (case 2: with turn-on diagnostic)


The information related to the outputs status is read and memorized at the end of the current pulse top. The acquisition time is 100 ms (typ.). No audible noise is generated in the process. As for SHORT TO GND / Vs the fault-detection thresholds remain unchanged from 26 dB to 12 dB gain setting. They are as follows:

Figure 22. Short circuit detection thresholds




Concerning Short across the speaker / Open speaker, the threshold varies from 26 dB to 12 dB gain setting, since different loads are expected (either normal speaker's impedance or high impedance). The values in case of 26 dB gain are as follows:

Figure 23. Load detection thresholds - high gain setting



If the Line-Driver mode (Gv= 12 dB and Line Driver Mode diagnostic = 1) is selected, the same thresholds will change as follows:

Figure 24. Load detection threshold - low gain setting



#### 4.2 Permanent diagnostics

Detectable conventional faults are:

- Short to gnd
- Short to V<sub>S</sub>
- Short across the speaker

The following additional features are provided:

Output offset detection

The TDA7564B has 2 operating statuses:

- RESTART mode. The diagnostic is not enabled. Each audio channel operates independently from each other. If any of the a.m. faults occurs, only the channel(s) interested is shut down. A check of the output status is made every 1 ms (*Figure 25*). Restart takes place when the overload is removed.
- 2. DIAGNOSTIC mode. It is enabled via I<sup>2</sup>C bus and self activates if an output overload (such to cause the intervention of the short-circuit protection) occurs to the speakers outputs. Once activated, the diagnostics procedure develops as follows (*Figure 26*):
  - To avoid momentary re-circulation spikes from giving erroneous diagnostics, a check of the output status is made after 1ms: if normal situation (no overloads) is detected, the diagnostic is not performed and the channel returns back active.
  - Instead, if an overload is detected during the check after 1 ms, then a diagnostic cycle having a duration of about 100 ms is started.
  - After a diagnostic cycle, the audio channel interested by the fault is switched to RESTART mode. The relevant data are stored inside the device and can be read by the microprocessor. When one cycle has terminated, the next one is activated by an I<sup>2</sup>C reading. This is to ensure continuous diagnostics throughout the carradio operating time.
  - To check the status of the device a sampling system is needed. The timing is chosen at microprocessor level (over half a second is recommended).

Figure 25. Restart timing without diagnostic enable (permanent) - Each 1mS time, a sampling of the fault is done





Figure 26. Restart timing with diagnostic enable (permanent)



477

### 4.3 Output DC offset detection

Any DC output offset exceeding ±2 V are signalled out. This inconvenient might occur as a consequence of initially defective or aged and worn-out input capacitors feeding a DC component to the inputs, so putting the speakers at risk of overheating.

This diagnostic has to be performed with low-level output AC signal (or Vin = 0).

The test is run with selectable time duration by microprocessor (from a "start" to a "stop" command):

- Start = Last reading operation or setting IB1 D5 (offset enable) to 1
- Stop = Actual reading operation

Excess offset is signalled out if persistent throughout the assigned testing time. This feature is disabled if any overloads leading to activation of the short-circuit protection occurs in the process.

#### 4.4 AC diagnostic

It is targeted at detecting accidental disconnection of tweeters in 2-way speaker and, more in general, presence of capacitive (AC) coupled loads.

This diagnostic is based on the notion that the overall speaker's impedance (woofer + parallel tweeter) will tend to increase towards high frequencies if the tweeter gets disconnected, because the remaining speaker (woofer) would be out of its operating range (high impedance). The diagnostic decision is made according to peak output current thresholds, and it is enabled by setting (IB2-D2) = 1. Two different detection levels are available:

- High current threshold IB2 (D7) = 0
   lout > 500mApk = normal status
   lout < 250mApk = open tweeter</li>
- Low current threshold IB2 (D7) = 1
   lout > 250mApk = normal status
   lout < 125mApk = open tweeter</li>

To correctly implement this feature, it is necessary to briefly provide a signal tone (with the amplifier in "play") whose frequency and magnitude are such to determine an output current higher than 500mApk with IB2(D7)=0 (higher than 250mApk with IB2(D7)=1) in normal conditions and lower than 250mApk with IB2(D7)=0 (lower than 125mApk with IB2(D7)=1) should the parallel tweeter be missing.

The test has to last for a minimum number of 3 sine cycles starting from the activation of the AC diagnostic function IB2<D2>) up to the I<sup>2</sup>C reading of the results (measuring period). To confirm presence of tweeter, it is necessary to find at least 3 current pulses over the above threadless over all the measuring period, else an "open tweeter" message will be issued.

The frequency / magnitude setting of the test tone depends on the impedance characteristics of each specific speaker being used, with or without the tweeter connected (to be calculated case by case). High-frequency tones (> 10 KHz) or even ultrasonic signals are recommended for their negligible acoustic impact and also to maximize the impedance module's ratio between with tweeter-on and tweeter-off.

*Figure 27* shows the load impedance as a function of the peak output voltage and the relevant diagnostic fields.

**577** 

This feature is disabled if any overloads leading to activation of the short-circuit protection occurs in the process.

Figure 27. Current detection high: load impedance |Z| vs. output peak voltage





Figure 28. Current detection low: load impedance |Z| vs. output peak voltage



TDA7564B Multiple faults

### 5 Multiple faults

When more misconnections are simultaneously in place at the audio outputs, it is guaranteed that at least one of them is initially read out. The others are notified after successive cycles of I<sup>2</sup>C reading and faults removal, provided that the diagnostic is enabled. This is true for both kinds of diagnostic (Turn on and Permanent).

The table below shows all the couples of double-fault possible. It should be taken into account that a short circuit with the 4 ohm speaker unconnected is considered as double fault.

	S. GND (so)	S. GND (sk)	S. Vs	S. Across L.	Open L.
S. GND (so)	S. GND	S. GND	S. Vs + S. GND	S. GND	S. GND
S. GND (sk)	/	S. GND	S. Vs	S. GND	Open L. (*)
S. Vs	/	/	S. Vs	S. Vs	S. Vs
S. Across L.	/	/	/	S. Across L.	N.A.
Open L.	/	/	/	/	Open L. (*)

Table 5. Double fault table for turn-on diagnostic

S. GND (so) / S. GND (sk) in the above table make a distinction according to which of the 2 outputs is shorted to ground (test-current source side= so, test-current sink side = sk). More precisely, in Channels LF and RR, so = CH+, sk = CH-; in Channels LR and RF, so = CH-, sk = CH+.

In Permanent Diagnostic the table is the same, with only a difference concerning Open Load(\*), which is not among the recognizable faults. Should an Open Load be present during the device's normal working, it would be detected at a subsequent Turn on Diagnostic cycle (i.e. at the successive Car Radio Turn on).

### 5.1 Faults availability

All the results coming from I<sup>2</sup>C bus, by read operations, are the consequence of measurements inside a defined period of time. If the fault is stable throughout the whole period, it will be sent out.

To guarantee always resident functions, every kind of diagnostic cycles (Turn on, Permanent, Offset) will be reactivate after any I<sup>2</sup>C reading operation. So, when the micro reads the I<sup>2</sup>C, a new cycle will be able to start, but the read data will come from the previous diag. cycle (i.e. The device is in Turn On state, with a short to Gnd, then the short is removed and micro reads I<sup>2</sup>C. The short to Gnd is still present in bytes, because it is the result of the previous cycle. If another I<sup>2</sup>C reading operation occurs, the bytes do not show the short). In general to observe a change in Diagnostic bytes, two I<sup>2</sup>C reading operations are necessary.

Thermal protection TDA7564B

### 6 Thermal protection

Thermal protection is implemented through thermal foldback (Figure 29).

Thermal foldback begins limiting the audio input to the amplifier stage as the junction temperatures rise above the normal operating range. This effectively limits the output power capability of the device thus reducing the temperature to acceptable levels without totally interrupting the operation of the device.

The output power will decrease to the point at which thermal equilibrium is reached. Thermal equilibrium will be reached when the reduction in output power reduces the dissipated power such that the die temperature falls below the thermal foldback threshold. Should the device cool, the audio level will increase until a new thermal equilibrium is reached or the amplifier reaches full power. Thermal foldback will reduce the audio output level in a linear manner.

Three Thermal warning are available through the I<sup>2</sup>C bus data.




Figure 29. Thermal foldback diagram

### 6.1 I<sup>2</sup>C programming/reading sequences

A correct turn on/off sequence respectful of the diagnostic timings and producing no audible noises could be as follows (after battery connection):

Turn-on: (stand-by out + diag enable) --- 500 ms (min.) --- muting out

Turn-off: muting in --- 20 ms --- (diag disable + stand-by in)
Car Radio Installation: diag enable (write) --- 200 ms --- I<sup>2</sup>C read (repeat until All faults disappear).

AC test: feed h.f. tone -- AC diag enable (write) --- wait > 3 cycles ---  $I^2C$  read (repeat  $I^2C$  reading until tweeter-off message disappears).

Offset test: Device in play (no signal) -- offset enable - 30ms - I<sup>2</sup>C reading (repeat I<sup>2</sup>C reading until high-offset message disappears).

TDA7564B Fast muting

# 7 Fast muting

The muting time can be shortened to less than 1.5ms by setting (IB2) D5 = 1. This option can be useful in transient battery situations (i.e. during car engine cranking) to quickly turnoff the amplifier for avoiding any audible effects caused by noise/transients being injected by preamp stages. The bit must be set back to "0" shortly after the mute transition.

I<sup>2</sup>C Bus interface TDA7564B

### 8 I<sup>2</sup>C Bus interface

Data transmission from microprocessor to the TDA7564B and vice versa takes place through the 2 wires I<sup>2</sup>C Bus interface, consisting of the two lines SDA and SCL (pull-up resistors to positive supply voltage must be connected).

#### 8.1 Data validity

As shown by *Figure 30*, the data on the SDA line must be stable during the high period of the clock. The HIGH and LOW state of the data line can only change when the clock signal on the SCL line is LOW.

#### 8.2 Start and stop conditions

As shown by *Figure 31* a start condition is a high to low transition of the SDA line while SCL is HIGH. The stop condition is a low to high transition of the SDA line while SCL is high.

#### 8.3 Byte format

Every byte transferred to the SDA line must contain 8 bits. Each byte must be followed by an acknowledge bit. The MSB is transferred first.

#### 8.4 Acknowledge

The transmitter\* puts a resistive high level on the SDA line during the acknowledge clock pulse (see *Figure 32*). The receiver\*\* the acknowledges has to pull-down (low) the SDA line during the acknowledge clock pulse, so that the SDA line is stable low during this clock pulse.


#### \* Transmitter

- master (μP) when it writes an address to the TDA7564B
- slave (TDA7564B) when the μP reads a data byte from TDA7564B

#### \*\* Receiver

- slave (TDA7564B) when the  $\mu P$  writes an address to the TDA7564B
- master (μP) when it reads a data byte from TDA7564B

Figure 30. Data validity on the I<sup>2</sup>C Bus



TDA7564B I<sup>2</sup>C Bus interface

Figure 31. Timing diagram on the I<sup>2</sup>C Bus





Figure 32. Acknowledge on the I<sup>2</sup>C Bus



577

# 9 Software specifications

All the functions of the TDA7564B are activated by  $I^2C$  interface.

The bit 0 of the "ADDRESS BYTE" defines if the next bytes are write instruction (from  $\mu P$  to TDA7564B) or read instruction (from TDA7564B to  $\mu P$ ).



X = 0 Write to device

X = 1 Read from device

If R/W = 0, the  $\mu P$  sends 2 "Instruction Bytes": IB1 and IB2.

Table 6. IB1

Bit	Instruction decoding bit
D7	0
D6	Diagnostic enable (D6 = 1) Diagnostic defeat (D6 = 0)
D5	Offset Detection enable (D5 = 1) Offset Detection defeat (D5 = 0)
D4	Front Channel  Gain = 26dB (D4 = 0)  Gain = 12dB (D4 = 1)
D3	Rear Channel Gain = 26dB (D3 = 0) Gain = 12dB (D3 = 1)
D2	Mute front channels (D2 = 0) Unmute front channels (D2 = 1)
D1	Mute rear channels (D1 = 0) Unmute rear channels (D1 = 1)
D0	Clip detector 2% (D0 = 0) Clip detector 10% (D0 = 1)

Table 7. IB2

Bit	Instruction decoding bit
	Current detection threshold
D7	High th $(D7 = 0)$
	Low th (D7 =1)
D6	0
D5	Normal muting time (D5 = 0)
D3	Fast muting time (D5 = 1)
D4	Stand-by on - Amplifier not working - (D4 = 0)
	Stand-by off - Amplifier working - (D4 = 1)
D3	Power amplifier mode diagnostic (D3 = 0)
	Line driver mode diagnostic (D3 = 1)
D2	Current detection diagnostic enabled (D2 = 1)
	Current detection diagnostic defeat (D2 = 0)
D1	Right Channels
D1	Power amplifier working in standard mode (D1 = 0)  Power amplifier working in high efficiency mode (D1 = 1)
	Left Channels
D0	Power amplifier working in standard mode (D0 = 0)
	Power amplifier working in bigh efficiency mode (D0 = 1)

If R/W = 1, the TDA7564B sends 4 "Diagnostics Bytes" to  $\mu P$ : DB1, DB2, DB3 and DB4.

Table 8. DB1

Bit	Instruction decoding bit					
D7	Thermal warning 1 active (D7 = 1) T=155 °C					
D6	Diag. cycle not activated or not terminated (D6 = 0) Diag. cycle terminated (D6 = 1)					
D5	Channel LF Current detection IB2 (D7) = 0 Cutput peak current < 250 mA - Open load (D5 = 1) Output peak current > 500 mA - Normal load (D5 = 0)  Channel LF Current detection IB2 (D7) = 1 Output peak current < 125 mA - Open load (D5 = 1) Output peak current > 250 mA - Normal load (D5 = 1)					
D4	Channel LF Turn-on diagnostic (D4 = 0) Permanent diagnostic (D4 = 1)					
D3	Channel LF Normal load (D3 = 0) Short load (D3 = 1)					
D2	Channel LF Turn-on diag.: No open load (D2 = 0) Open load detection (D2 = 1) Offset diag.: No output offset (D2 = 0) Output offset detection (D2 = 1)					
D1	Channel LF No short to Vcc (D1 = 0) Short to Vcc (D1 = 1)					
D0	Channel LF No short to GND (D1 = 0) Short to GND (D1 = 1)					

#### Table 9. DB2

Bit	Instruction decoding bit					
D7	Offset detection not activated (D7 = 0) Offset detection activated (D7 = 1)					
D6	Current sensor not activated (D6 = 0) Current sensor activated (D6 = 1)					
D5	Channel LR Current detection IB2 (D7) = 0 Output peak current < 250 mA - Open load (D5 = 1) Output peak current > 500 mA - Normal load (D5 = 0)	Channel LR Current detection IB2 (D7) = 1 Output peak current < 250 mA - Open load (D5 = 1) Output peak current > 500 mA - Normal load (D5 = 0)				
D4	Channel LR Turn-on diagnostic (D4 = 0) Permanent diagnostic (D4 = 1)					
D3	Channel LR Normal load (D3 = 0) Short load (D3 = 1)					
D2	Channel LR Turn-on diag.: No open load (D2 = 0) Open load detection (D2 = 1) Permanent diag.: No output offset (D2 = 0) Output offset detection (D2 = 1)					
D1	Channel LR No short to Vcc (D1 = 0) Short to Vcc (D1 = 1)					
D0	Channel LR No short to GND (D1 = 0) Short to GND (D1 = 1)					

#### Table 10. DB3

Bit	Instruction	decoding bit
D7	Stand-by status (= IB2 - D4)	
D6	Diagnostic status (= IB1 - D6)	
D5	Channel RF Current detection IB2 (D7) = 0 Output peak current < 250 mA - Open load (D5 = 1) Output peak current > 500 mA - Normal load (D5 = 0)	Channel RF Current detection IB2 (D7) = 1 Output peak current < 250 mA - Open load (D5 = 1) Output peak current > 500 mA - Normal load (D5 = 0)
D4	Channel RF Turn-on diagnostic (D4 = 0) Permanent diagnostic (D4 = 1)	
D3	Channel RF Normal load (D3 = 0) Short load (D3 = 1)	
D2	Channel RF Turn-on diag.: No open load (D2 = 0) Open load detection (D2 = 1) Permanent diag.: No output offset (D2 = 0) Output offset detection (D2 = 1)	
D1	Channel RF No short to Vcc (D1 = 0) Short to Vcc (D1 = 1)	
D0	Channel RF No short to GND (D1 = 0) Short to GND (D1 = 1)	

#### Table 11. DB4

Bit	Instruction decoding bit						
D7	Thermal warning 2 active (D7 =1) T=140°C						
D6	Thermal warning 3 active (D6 =1) T=125°C						
D5	Channel RR Current detection IB2 (D7) = 0 Output peak current < 250 mA - Open load (D5 = 1) Output peak current > 500 mA - Normal load (D5 = 0)  Channel RR Current detection IB2 (D7) = 1 Output peak current < 250 mA - Open load (D5 = 1) Output peak current > 500 mA - Normal load (D5 = 0)						
D4	Channel RR Turn-on diagnostic (D4 = 0) Permanent diagnostic (D4 = 1)						
D3	Channel RR Normal load (D3 = 0) Short load (D3 = 1)						
D2	Channel RR Turn-on diag.: No open load (D2 = 0) Open load detection (D2 = 1) Permanent diag.: No output offset (D2 = 0) Output offset detection (D2 = 1)						
D1	Channel RR No short to Vcc (D1 = 0) Short to Vcc (D1 = 1)						
D0	Channel RR No short to GND (D1 = 0) Short to GND (D1 = 1)						

### 10 Examples of bytes sequence

1 - Turn-on diagnostic - Write operation

Start Address byte with D0 = 0	ACK	IB1 with D6 = 1	ACK	IB2	ACK	STOP
--------------------------------	-----	-----------------	-----	-----	-----	------

2 - Turn-on diagnostic - Read operation

Start	Address byte with D0 = 1	ACK	DB1	ACK	DB2	ACK	DB3	ACK	DB4	ACK	STOP	
-------	--------------------------	-----	-----	-----	-----	-----	-----	-----	-----	-----	------	--

The delay from 1 to 2 can be selected by software, starting from 1 ms

**3a** - Turn-on of the power amplifier with 26dB gain, mute on, diagnostic defeat, High eff. mode both channels.

Start	Address byte with D0 = 0	ACK	IB1	ACK	IB2	ACK	STOP
			X000000X		XXX1X011		

3b - Turn-off of the power amplifier

Start	Address byte with D0 = 0	ACK	IB1	ACK	IB2	ACK	STOP
			X0XXXXXX		XXX0XXXX		

4 - Offset detection procedure enable

Start	Address byte with D0 = 0	ACK	IB1	ACK	IB2	ACK	STOP
			XX1XX11X		XXX1X0XX		

**5** - Offset detection procedure stop and reading operation (the results are valid only for the offset detection bits (D2 of the bytes DB1, DB2, DB3, DB4)

Ctort	Address buts with DO - 1	$\wedge \cap \vee$	DD1	$\Lambda \cap V$	מפת	$\Lambda \cap V$	מסח	$\Lambda \cap V$	ושם	$\Lambda \cap V$	$CT \cap D$
Start	Address byte with D0 = 1	HUN	וסטו	HUN	UD2	HUN	טסט ו	HUN	1 DD4	IAUN	SIUF
	<b></b>	_		_		_	_	_		_	

- The purpose of this test is to check if a D.C. offset (2V typ.) is present on the outputs, produced by input capacitor with anomalous leakage current or humidity between pins.
- The delay from 4 to 5 can be selected by software, starting from 1ms
- 6 Current detection procedure start (the AC inputs must be with a proper signal that depends on the type of load)

Start	Address byte with D0 = 0	ACK	IB1	ACK	IB2	ACK	STOP
			XX01111X		XXX1X1XX		

Current detection reading operation (the results valid only for the current sensor detection bits - D5 of the bytes DB1, DB2, DB3, DB4)

Start	Address byte with D0 = 1	ACK	DB1	ACK	DB2	ACK	DB3	ACK	DB4	ACK	STOP

- During the test, a sinus wave with a proper amplitude and frequency (depending on the loudspeaker under test) must be present. The minimum number of periods that are needed to detect a normal load is 5.
- The delay from 6 to 7 can be selected by software, starting from 1ms.


Package information TDA7564B

### 11 Package information

In order to meet environmental requirements, ST (also) offers these devices in ECOPACK<sup>®</sup> packages. ECOPACK<sup>®</sup> packages are lead-free. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label.


ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.

Figure 33. Flexiwatt25 (horizontal) mechanical data and package dimensions



TDA7564B Package information

Figure 34. Flexiwatt25 (vertical) mechanical data and package dimensions




Package information TDA7564B

Figure 35. PowerSO36 (slug up) mechanical data and package dimensions


DIM.		mm		inch				
DIW.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.		
Α	3.25		3.43	0.128		0.135		
A2	3.1		3.2	0.122		0.126		
A4	0.8		1	0.031		0.039		
A5		0.2			0.008			
a1	0.030		-0.040	0.0011		-0.0015		
b	0.22		0.38	0.008		0.015		
С	0.23		0.32	0.009		0.012		
D	15.8		16	0.622		0.630		
D1	9.4		9.8	0.37		0.38		
D2		1			0.039			
E	13.9		14.5	0.547		0.57		
E1	10.9		11.1	0.429		0.437		
E2			2.9			0.114		
E3	5.8		6.2	0.228		0.244		
E4	2.9		3.2	0.114		1.259		
е		0.65			0.026			
e3		11.05			0.435			
G	0		0.075	0		0.003		
Н	15.5		15.9	0.61		0.625		
h	,	,	1.1	,	,	0.043		
L	0.8	,	1.1	0.031	,	0.043		
N			10°			10°		
S			8°			8°		

 <sup>&</sup>quot;D and E1" do not include mold flash or protusions.
 Mold flash or protusions shall not exceed 0.15mm (0.006")
 No intrusion allowed inwards the leads.

# OUTLINE AND MECHANICAL DATA



PowerSO36 (SLUG UP)



TDA7564B Revision history

# 12 Revision history

Date Revision		Changes				
14-Sep-2006	1	Initial release.				
22-Jan-2007	2	Add new package and part numbers in <i>Table 1: Device summary on page 1</i> .  Add PowerSO36 pin connections diagram <i>Figure 4 on page 7</i> .  Changed the max. value of the "Lonp" parameter in <i>Table 4 on page 8</i> .  Modified <i>Figure 23 on page 15</i> .  Add PowerSO36 package information <i>Figure 35 on page 32</i> .  Changed the min. and typ. value of the V <sub>M</sub> parameter in the <i>Table 4</i> .  Updated <i>Table 3: Thermal data</i> .				

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2008 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

577