

STS2NF100

N-CHANNEL 100V - 0.23 Ω - 6A SO-8 STripFET™ II POWER MOSFET

TYPE	V _{DSS}	R _{DS(on)}	I _D
STS2NF100	100 V	<0.26 Ω	6 A


- TYPICAL $R_{DS}(on) = 0.23 \Omega$
- EXCEPTIONAL dv/dt CAPABILITY
- 100 % AVALANCHE TESTED
- APPLICATION ORIENTED CHARACTERIZATION




This MOSFET series realized with STMicroelectronics unique STripFET process has specifically been designed to minimize input capacitance and gate charge. It is therefore suitable as primary switch in advanced highefficiency, high-frequency isolated DC-DC converters for Telecom and Computer applications. It is also intended for any applications with low gate drive requirements.

APPLICATIONS

- HIGH-EFFICIENCY DC-DC CONVERTERS
- UPS AND MOTOR CONTROL



INTERNAL SCHEMATIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source Voltage (V _{GS} = 0)	100	V
V_{DGR}	Drain-gate Voltage (R _{GS} = 20 kΩ)	100	V
V _{GS}	Gate- source Voltage	± 20	V
I _D (•)	Drain Current (continuous) at T _C = 25°C	2	A
ID	Drain Current (continuous) at T _C = 100°C	1.3	A
I _{DM} (••)	Drain Current (pulsed)	8	A
P _{tot}	Total Dissipation at T _C = 25°C	2.5	W
	Derating Factor	0.016	W/°C
dV/dt (1)	Peak Diode Recovery voltage slope	40	V/ns
E _{AS} (2)	Single Pulse Avalanche Energy	200	mJ
T _{stg}	Storage Temperature	-65 to 175	
Tj	Max. Operating Junction Temperature	-03 to 173	°C

^(••) Pulse width limited by safe operating area.
(•) Current limited by the package

(2) Starting $T_i = 25$ °C, $I_D = 3A$, $V_{DD} = 50V$

October 2002 1/8

⁽¹⁾ $I_{SD} \le 2A$, $di/dt \le 300A/\mu s$, $V_{DD} \le V_{(BR)DSS}$, $T_i \le T_{JMAX}$

STS2NF100

THERMAL DATA

Rthj-amb	(*)Thermal Resistance Junction-ambient	50	°C/W
Tj	Thermal Operating Junction-ambient	-55 to 150	°C
T _{stg}	Storage Temperature	-55 to 150	°C

^(*) Mounted on FR-4 board (t \leq 10 sec.)

ELECTRICAL CHARACTERISTICS (T_{case} = 25 °C unless otherwise specified)

OFF

Symbol	Parameter	Test Conditions Min. 1		Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0$	100			V
I _{DSS}	Zero Gate Voltage Drain Current (V _{GS} = 0)	V_{DS} = Max Rating V_{DS} = Max Rating T_{C} = 125°C			1 10	μA μA
I _{GSS}	Gate-body Leakage Current (V _{DS} = 0)	V _{GS} = ± 20 V			±100	nA

ON (*)

Symbol	Parameter	Test Conditions		Min.	Тур.	Max.	Unit
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}$	I _D = 250 μA	2	3	4	V
R _{DS(on)}	Static Drain-source On Resistance	V _{GS} = 10 V	I _D = 1 A		0.23	0.26	Ω

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g _{fs} (*)	Forward Transconductance	$V_{DS}>I_{D(on)}xR_{DS(on)max}I_{D}=1$ A		0.5		S
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	$V_{DS} = 25V$, $f = 1 MHz$, $V_{GS} = 0$		280 45 20		pF pF pF

ELECTRICAL CHARACTERISTICS (continued)

SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(on)} t _r	Turn-on Delay Time Rise Time	$\begin{array}{ccc} V_{DD} = 50 \text{ V} & I_D = 1 \text{ A} \\ R_G = 4.7 \; \Omega & V_{GS} = 10 \text{ V} \\ \text{(Resistive Load, Figure 3)} \end{array}$		6 10		ns ns
Q _g Q _{gs} Q _{gd}	Total Gate Charge Gate-Source Charge Gate-Drain Charge	V _{DD} = 80V I _D = 1A V _{GS} =10V		10 2.5 4		nC nC nC

SWITCHING OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(off)} t _f	Turn-off Delay Time Fall Time	$\begin{array}{ccc} V_{DD} = 50 \text{ V} & I_D = 1 \text{ A} \\ R_G = 4.7\Omega, & V_{GS} = 10 \text{ V} \\ \text{(Resistive Load, Figure 3)} \end{array}$		20 3		ns ns
$\begin{array}{c} t_{\text{r(Voff)}} \\ t_{\text{f}} \\ t_{\text{C}} \end{array}$	Off-Voltage Rise Time Fall Time Cross-over Time	$\begin{aligned} &V_{clamp} = 80 \text{ V} &I_{D} = 1 \text{ A} \\ &R_{G} = 4.7\Omega &V_{GS} = 10 \text{ V} \\ &\text{(Inductive Load, Figure 5)} \end{aligned}$		19 8 15		ns ns ns


SOURCE DRAIN DIODE

Symbol	Parameter	Test Conditions		Min.	Тур.	Max.	Unit
I _{SD} I _{SDM} (•)	Source-drain Current Source-drain Current (pulsed)					6 24	A A
V _{SD} (*)	Forward On Voltage	I _{SD} = 2 A	V _{GS} = 0			1.3	V
t _{rr} Q _{rr} I _{RRM}	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD} = 2 A$ or $V_{DD} = 10 V$ (see test circuit,	li/dt = 100A/µs T _j = 150°C Figure 5)		70 175 5		ns nC A


^(*)Pulsed: Pulse duration = 300 µs, duty cycle 1.5 %.

(•)Pulse width limited by safe operating area.

Safe Operating Area




Thermal Impedance




4


Output Characteristics




Transconductance




Gate Charge vs Gate-source Voltage




Transfer Characteristics



Static Drain-source On Resistance




Capacitance Variations



Normalized Gate Threshold Voltage vs Temperature

Vcs(th) (norm) 1.3 Vcs=Vcs Ib=250μA 1.1 0.9 0.7 0.5 -50 0 50 100 TJ(°C)

Source-drain Diode Forward Characteristics



Normalized on Resistance vs Temperature




Fig. 1: Unclamped Inductive Load Test Circuit




Fig. 3: Switching Times Test Circuits For Resistive Load




Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times




Fig. 2: Unclamped Inductive Waveform






Fig. 4: Gate Charge test Circuit



SO-8 MECHANICAL DATA

DIM.		mm			inch	
DIWI.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
А			1.75			0.068
a1	0.1		0.25	0.003		0.009
a2			1.65			0.064
a3	0.65		0.85	0.025		0.033
b	0.35		0.48	0.013		0.018
b1	0.19		0.25	0.007		0.010
С	0.25		0.5	0.010		0.019
c1			45	(typ.)		
D	4.8		5.0	0.188		0.196
Е	5.8		6.2	0.228		0.244
е		1.27			0.050	
e3		3.81			0.150	
F	3.8		4.0	0.14		0.157
L	0.4		1.27	0.015		0.050
М			0.6			0.023
S			8 (r	nax.)		



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics ® 2002 STMicroelectronics - All Rights Reserved

All other names are the property of their respective owners.

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

http://www.st.com