


# CCD area image sensor S9972/S9973 series

## Front-illuminated FFT-CCD, high IR sensitivity



S9972/S9973 series are families of FFT-CCD image sensors specifically designed for low-light-level detection in scientific applications. By using the binning operation, S9972/S9973 series can be used as a linear image sensor having a long aperture in the direction of the device length. This makes S9972/S9973 series ideally suited for use in spectrophotometry. The binning operation offers significant improvement in S/N and signal processing speed compared with conventional methods by which signals are digitally added by an external circuit. S9972/S9973 series also feature low noise and low dark signal (MPP mode operation). This enables low-light-level detection and long integration time, thus achieving a wide dynamic range.

S9972/S9973 series have an effective pixel size of  $24 \times 24 \mu\text{m}$  and are available in image areas of  $24.576 \text{ (H)} \times 2.976 \text{ (V)} \text{ mm}^2$  ( $1024 \times 124$  pixels) and  $24.576 \text{ (H)} \times 6.048 \text{ (V)} \text{ mm}^2$  ( $1024 \times 252$  pixels). S9972/S9973 series are pin compatible with S9970/S9971 series. (Operating conditions and characteristics are a little bit different from S9970/S9971 series.)

### Features

- $1024 \text{ (H)} \times 124 \text{ (V)}$  and  $1024 \text{ (H)} \times 252 \text{ (V)}$  pixel format
- Pixel size:  $24 \times 24 \mu\text{m}$
- Line/pixel binning
- 100 % fill factor
- Wide dynamic range
- Low dark signal
- Low readout noise
- MPP operation
- High IR sensitivity

### Applications

- Fluorescence spectrometer, ICP
- Raman spectrometer
- Industrial inspection requiring
- Semiconductor inspection
- DNA sequencer
- Low-light-level detection

### Selection guide

Type No.	Cooling	Number of total pixels	Number of active pixels	Active area [mm (H) × mm (V)]
S9972-1007	Non-cooled	$1044 \times 128$	$1024 \times 124$	$24.576 \times 2.976$
S9972-1008		$1044 \times 256$	$1024 \times 252$	$24.576 \times 6.048$
S9973-1007	One-stage	$1044 \times 128$	$1024 \times 124$	$24.576 \times 2.976$
S9973-1008	TE-cooled	$1044 \times 256$	$1024 \times 252$	$24.576 \times 6.048$

### General ratings

Parameter	Specification
Pixel size	$24 \text{ (H)} \times 24 \text{ (V)} \mu\text{m}$
Vertical clock phase	2 phase
Horizontal clock phase	2 phase
Output circuit	One-stage MOSFET source follower
Package	24 pin ceramic DIP (refer to dimensional outlines)
Window *1	S9972 series: quartz glass S9973 series: sapphire glass

\*1: Temporary window type and UV coat type are available upon request.

(Temporary window is fixed by tape to protect the CCD chip and wire bonding.)

Temporary window type: expressed by "N" ex. S9972-1007N

UV coat type: expressed by "UV" ex. S9972-1007UV

■ Absolute maximum ratings (Ta=25 °C)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Operating temperature	Topr	-50	-	+30	°C
Storage temperature	Tstg	-50	-	+70	°C
OD voltage	VOD	-0.5	-	+25	V
RD voltage	VRD	-0.5	-	+18	V
ISV voltage	VISV	-0.5	-	+18	V
ISH voltage	VISH	-0.5	-	+18	V
IGV voltage	VIG1V, VIG2V	-15	-	+15	V
IGH voltage	VIG1H, VIG2H	-15	-	+15	V
SG voltage	VSG	-15	-	+15	V
OG voltage	VOG	-15	-	+15	V
RG voltage	VRG	-15	-	+15	V
TG voltage	VTG	-15	-	+15	V
Vertical clock voltage	VP1V, VP2V	-15	-	+15	V
Horizontal clock voltage	VP1H, VP2H	-15	-	+15	V

■ Operating conditions (MPP mode, Ta=25 °C)

Parameter	Symbol	Min.	Typ.	Max.	Unit	
Output transistor drain voltage	VOD	18	20	22	V	
Reset drain voltage	VRD	12	13	14	V	
Output gate voltage	VOG	-0.5	0	2	V	
Substrate voltage	VSS	-	0	-	V	
Test point (vertical input source)	VISV	-	VRD	-	V	
Test point (horizontal input source)	VISH	-	VRD	-	V	
Test point (vertical input gate)	VIG1V, VIG2V	-8	0	-	V	
Test point (horizontal input gate)	VIG1H, VIG2H	-8	0	-	V	
Vertical shift register clock voltage	High	VP1VH, VP2VH	0	4	6	V
	Low	VP1VL, VP2VL	-9	-8	-7	
Horizontal shift register clock voltage	High	VP1HH, VP2HH	0	4	6	V
	Low	VP1HL, VP2HL	-9	-8	-7	
Summing gate voltage	High	VSGH	0	4	6	V
	Low	VSGL	-9	-8	-7	
Reset gate voltage	High	VRGH	0	4	6	V
	Low	VRGL	-9	-8	-7	
Transfer gate voltage	High	VTGH	0	4	6	V
	Low	VTGL	-9	-8	-7	

■ Electrical characteristics (Ta=25 °C)

Parameter	Symbol	Remark	Min.	Typ.	Max.	Unit
Signal output frequency	fc	-	-	0.1	1	MHz
Vertical shift register capacitance	S9972/S9973-1007	CP1V, CP2V	-	-	1600	pF
	S9972/S9973-1008		-	-	3200	
Horizontal shift register capacitance	CP1H, CP2H	-	-	180	pF	
Summing gate capacitance	CSG	-	-	7	-	pF
Reset gate capacitance	CRG	-	-	7	-	pF
Transfer gate capacitance	CTG	-	-	100	-	pF
Transfer efficiency	CTE	*2	0.99995	0.99999	-	-
DC output level	Vout	*3	12	15	18	V
Output impedance	Zo	*3	-	3	-	kΩ
Power dissipation	P	*3, *4	-	15	-	mW

\*2: Charge transfer efficiency per pixel, measured at half of the full well capacity.

\*3: The values depend on the load resistance. (VOD=20 V, Load resistance=10 kΩ)

\*4: Power dissipation of the on-chip amplifier.

■ Electrical and optical characteristics (Ta=25 °C, unless otherwise noted)

Parameter		Symbol	Remark	Min.	Typ.	Max.	Unit
Saturation output voltage		Vsat	-	-	Fw × Sv	-	V
Full well capacity	Vertical	Fw	-	120	240	-	ke <sup>-</sup>
	Horizontal			240	480	-	
CCD node sensitivity		Sv	*5	-	2.8	-	μV/e <sup>-</sup>
Dark current (MPP mode)	+25 °C	DS	*6	-	2000	30000	e <sup>-</sup> /pixel/s
	0 °C			-	100	1500	
Readout noise		Nr	*7	-	4	18	e <sup>-</sup> rms
Dynamic range	Line binning	-	*8	13333	120000	-	-
	Area scanning			6667	60000	-	
Spectral response range		λ	-	-	400 to 1100	-	nm
Photo response non-uniformity		PRNU	*9	-	-	±10	%
Blemish	Point defects	-	*10	-	-	0	-
	Cluster defects		*11	-	-	0	
	Column defects		*12	-	-	0	

\*5: V<sub>OD</sub>=20 V , Load resistance=10 kΩ

\*6: Dark current nearly doubles for every 5 to 7 °C increase in temperature.

\*7: -40 °C, operating frequency is 80 kHz.

\*8: DR = Fw / Nr

\*9: Measured at half of the full well capacity. PRNU = noise / signal × 100 [%], noise: fixed pattern noise (peak to peak)

\*10: White spots > 3 % of full well at 0 °C after Ts=1 s


Black spots

Pixels whose sensitivity is lower than one-half of the average pixel output (Measured with uniform light producing one-half of the saturation charge)

\*11: 2 to 9 contiguous defective pixels


\*12: 10 or more contiguous defective pixels

■ Spectral response (without window)




KMPDB0257EC

■ Spectral transmittance characteristics



KMPDB0101EA

## ■ Device structure, line output format



KMPDC0237EA


## Pixel format

Left ← Horizontal Direction → Right						
Blank	Optical Black	Isolation	Effective	Isolation	Optical Black	Blank
4	4	2	1024	2	4	4


Top ← Vertical Direction → Bottom		
Isolation	Effective	Isolation
2	124 or 252	2

## ■ Timing chart




KMPDC0238EA

## Area scanning 1: low dark current mode



KMPDC0239EA

## Area scanning 2: large full well mode



KMPDC0240EA


Parameter		Symbol	Remark	Min.	Typ.	Max.	Unit
P1V, P2V, TG	Pulse width	Tpww	*13	6.0	18	-	μs
				12	36	-	
P1H, P2H	Rise and fall time	Tprv, Tprf	-	200	-	-	ns
	Pulse width	Tpwh	-	500	5000	-	ns
SG	Rise and fall time	Tprh, Tprf	*13	10	-	-	ns
	Duty ratio	-	-	-	50	-	%
	Pulse width	Tpws	*14	500	5000	-	ns
RG	Rise and fall time	Tprs, Tprf	-	10	-	-	ns
	Duty ratio	-	-	-	50	-	%
	Pulse width	Tpwr	-	100	500	-	ns
TG - P1H	Rise and fall time	Tpr, Tprf	-	5	-	-	ns
	Overlap time	Tovr	-	3	6	-	μs

\*13: The clock pulses should be overlapped at 50 % of clock pulse amplitude.


\*14: P2H and SG should have the same electrical specifications.

## Dimensional outlines (unit: mm)


### S9972-1007




### S9972-1008



### S9973-1007





KMPDA0198EA

## ■ Pin connections

Pin No.	S9972 series		S9973 series		Remark
	Symbol	Description	Symbol	Description	
1	RG	Reset gate	RG	Reset gate	
2	RD	Reset drain	RD	Reset drain	
3	OS	Output transistor source	OS	Output transistor source	
4	OD	Output transistor drain	OD	Output transistor drain	
5	OG	Output gate	OG	Output gate	
6	SG	Summing gate	SG	Summing gate	Same timing as P2H
7	NC		Th1	Thermistor	
8	NC		Th2	Thermistor	
9	P2H	CCD horizontal register clock-2	P2H	CCD horizontal register clock-2	
10	P1H	CCD horizontal register clock-1	P1H	CCD horizontal register clock-1	
11	IG2H	Test point (horizontal input gate-2)	IG2H	Test point (horizontal input gate-2)	Shorted to GND
12	IG1H	Test point (horizontal input gate-1)	IG1H	Test point (horizontal input gate-1)	Shorted to GND
13	ISH	Test point (horizontal input source)	ISH	Test point (horizontal input source)	Shorted to RD
14	P2V	CCD vertical register clock-2	P2V	CCD vertical register clock-2	
15	P1V	CCD vertical register clock-1	P1V	CCD vertical register clock-1	
16	TG <sup>*15</sup>	Transfer gate	TG <sup>*15</sup>	Transfer gate	Same timing as P2V
17	NC		NC		
18	NC		P-	TE-cooler-	
19	NC		P+	TE-cooler+	
20	SS	Substrate (GND)	SS	Substrate (GND)	
21	NC		NC		
22	ISV	Test point (vertical input source)	ISV	Test point (vertical input source)	Shorted to RD
23	IG2V	Test point (vertical input gate-2)	IG2V	Test point (vertical input gate-2)	Shorted to GND
24	IG1V	Test point (vertical input gate-1)	IG1V	Test point (vertical input gate-1)	Shorted to GND

\*15: TG is an isolation gate between vertical register and horizontal register. In standard operation, the same pulse as P2V should be applied to TG.

## ■ Specifications of built-in TE-cooler (Typ.)

Parameter	Symbol	Condition	S9973-1007	S9973-1008	Unit
Internal resistance	R <sub>int</sub>	T <sub>a</sub> =25 °C	6.0	1.2	Ω
Maximum current *16	I <sub>max</sub>	T <sub>c</sub> *17=T <sub>h</sub> *18=25 °C	1.5	3.0	A
Maximum voltage	V <sub>max</sub>	T <sub>c</sub> *17=T <sub>h</sub> *18=25 °C	8.8	3.6	V
Maximum heat absorption *19	Q <sub>max</sub>		6.7	5.1	W
Maximum temperature of hot side	-		70		°C

\*16: Maximum current I<sub>max</sub>:

If the current is greater than I<sub>max</sub>, the heat absorption begins to decrease due to the Joule heat. It should be noted that this value is not a damage threshold. To protect the thermoelectric cooler and maintain stable operation, the supply current should be less than 60 % of this maximum current.

\*17: Temperature of cool side of thermoelectric cooler


\*18: Temperature of hot side of thermoelectric cooler

\*19: Maximum heat absorption Q<sub>max</sub>

This is a heat absorption when the maximum current is supplied to the TE-cooler.


## ■ TE-cooler characteristics

S9973-1007



KMPD80177EB

S9973-1008



KMPD80179EB



■ Specifications of built-in temperature sensor

A chip thermistor is built in the same package with a CCD chip, and the CCD chip temperature can be monitored with it. A relation between the thermistor resistance and absolute temperature is expressed by the following equation.

$$R1 = R2 \times \exp B (1 / T1 - 1 / T2)$$

where R1 is the resistance at absolute temperature T1 (K)


R2 is the resistance at absolute temperature T2 (K)

B is so-called the B constant (K)

The characteristics of the thermistor used are as follows.

$$R (298K) = 10 \text{ k}\Omega$$

$$B (298K / 323K) = 3450 \text{ K}$$



KMPD8011EA

■ Precaution for use (Electrostatic countermeasures)

- Handle these sensors with bare hands or wearing cotton gloves. In addition, wear anti-static clothing or use a wrist strap, in order to prevent electrostatic damage due to electrical charges from friction.
- Avoid directly placing these sensors on a work-desk or work-bench that may carry an electrostatic charge.
- Provide ground lines or ground connection with the work-floor, work-desk and work-bench to allow static electricity to discharge.
- Ground the tools used to handle these sensors, such as tweezers and soldering irons.

It is not always necessary to provide all the electrostatic measures stated above. Implement these measures according to the amount of damage that occurs.

■ Element cooling/heating temperature incline rate

When cooling the CCD by an externally attached cooler, set the cooler operation so that the temperature gradient (rate of temperature change) for cooling or allowing the CCD to warm back is less than 5 K/minute.