### 1.5MHz, 800 mA , High Efficiency PWM Step-Down DC/DC Converter <br> General Description <br> Features

The RT8010B is a high-efficiency Pulse-Width-Modulated (PWM) step-down DC-DC converter. Capable of delivering 800 mA output current over a wide input voltage range from 2.5 V to 4 V , the RT8010B is ideally suited for portable electronic devices that are powered from 1-cell Li-ion battery or from other power sources such as cellular phones, PDAs and hand-held devices.

Two operating modes are available including PWM/LowDropout autoswitch and shut-down modes. The internal synchronous rectifier with low $R_{\mathrm{DS}(\mathrm{ON})}$ dramatically reduces conduction loss at PWM mode. No external Schottky diode is required in practical application.

The RT8010B enters Low-Dropout mode when normal PWM can not provide regulated output voltage by continuously turning on the upper PMOS. The RT8010B enters shut-down mode and consumes less than $0.1 \mu \mathrm{~A}$ when EN pin is pulled low.

The switching ripple is easily smoothed-out by small package filtering elements due to a fixed operating frequency of 1.5 MHz . This along with small WDFN-8L $2 \times 2$ package provides small PCB area application. Other features include soft start, lower internal reference voltage with $2 \%$ accuracy, over temperature protection, and over current protection.

## Ordering Information

RT8010B $\square$
$\square$ Package Type QW : WDFN-8L $2 \times 2$ (W-Type)
—Operating Temperature Range G: Green (Halogen Free with Commercial Standard)

## Note :

Richtek Green products are :
RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
Suitable for use in SnPb or Pb -free soldering processes. $\rightarrow 100 \%$ matte tin (Sn) plating.

- +2.5 V to +4 V Input Range
- Output Voltage (Adjustable Output From 0.6 V to $\mathrm{V}_{\mathrm{IN}}$ )
- 800mA Output Current
- 95\% Efficiency
- No Schottky Diode Required
- 1.5MHz Fixed-Frequency PWM Operation
- Small 8-Lead WDFN Package
- RoHS Compliant and 100\% Lead (Pb)-Free


## Applications

- Mobile Phones
- Personal Information Appliances
- Wireless and DSL Modems
- MP3 Players
- Portable Instruments


## Pin Configurations



WDFN-8L $2 \times 2$

## Marking Information

For marking information, contact our sales representative directly or through a Richtek distributor located in your area, otherwise visit our website for detail.

## Typical Application Circuit

Vout $=\operatorname{VREF} \times\left(1+\frac{\mathrm{R} 1}{\mathrm{R} 2}\right)$

with $\mathrm{R} 2=75 \mathrm{k} \Omega$ to $200 \mathrm{k} \Omega$,
and ( $\mathrm{R} 1 \times \mathrm{C} 1$ ) should be in the range between $3 \times 10^{-6}$ and $6 \times 10^{-6}$ for component selection.

Functional Pin Description

| Pin No. | Pin Name | Pin Function |
| :---: | :--- | :--- |
| 1 | EN | Chip Enable (Active High). |
| 2 | FB | Feedback Pin. |
| 3 | VIN | Power Input. |
| 4 | LX | Pin for Switching. |
| 5 | AGND | Analog Ground. |
| $6,7,8$ | PGND | Power Ground. |
| Exposed Pad (9) | NC | No Internal Connection. |

## Function Block Diagram


Absolute Maximum Ratings (Note 1)

- Supply Input Voltage ..... 6.5 V
- EN, FB Pin Voltage ..... -0.3 V to $\mathrm{V}_{\mathrm{IN}}$
- Power Dissipation, $\mathrm{P}_{\mathrm{D}} @ \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ WDFN-8L 2x2 ..... 0.606W
- Package Thermal Resistance (Note 4) WDFN-8L $2 \times 2, \theta_{\mathrm{JA}}$ ..... $165^{\circ} \mathrm{C} / \mathrm{W}$
WDFN-8L $2 \times 2, \theta_{\mathrm{Jc}}$ ..... $20^{\circ} \mathrm{C} / \mathrm{W}$
- Lead Temperature (Soldering, 10 sec .) ..... $260^{\circ} \mathrm{C}$
- Storage Temperature Range ..... $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
- Junction Temperature ..... $150^{\circ} \mathrm{C}$
- ESD Susceptibility (Note 2)HBM (Human Body Mode)2kV
MM (Machine Mode) ..... 200V
Recommended Operating Conditions (Note 3)
- Supply Input Voltage 2.5 V to 4 V
- Junction Temperature Range ..... $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
- Ambient Temperature Range $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$


## Electrical Characteristics

$\left(\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=2.5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=0.6 \mathrm{~V}, \mathrm{~L}=2.2 \mu \mathrm{H}, \mathrm{C}_{\mathrm{IN}}=4.7 \mu \mathrm{~F}, \mathrm{C}_{\text {OUT }}=10 \mu \mathrm{~F}, \mathrm{I}_{\mathrm{MAX}}=0.8 \mathrm{~A}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right.$, unless otherwise specified $)$

| Parameter |  | Symbol | Test C | ditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Voltage Range |  | $\mathrm{V}_{\text {IN }}$ |  |  | 2.5 | -- | 4 | V |
| Quiescent Current |  | $\mathrm{I}_{\mathrm{Q}}$ | l OUT $=0 \mathrm{~mA}, \mathrm{~V}$ | $\mathrm{V}_{\text {REF }}+5 \%$ | -- | 50 | 70 | $\mu \mathrm{A}$ |
| Shutdown Current |  | ISHDN | EN = GND |  | -- | 0.1 | 1 | $\mu \mathrm{A}$ |
| Reference Voltage |  | $V_{\text {REF }}$ | For Adjustable | utput Voltage | 0.588 | 0.6 | 0.612 | V |
| Adjustable Output Range |  | Vout | (Note 6) |  | $V_{\text {REF }}$ | -- | VIN -0.2 V | V |
| Output Voltage Accuracy | Adjustable | $\Delta \mathrm{V}_{\text {OUT }}$ | $\begin{aligned} & \mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {OUT }}+\Delta \\ & \mathrm{OA}<\mathrm{I}_{\text {OUT }}<0.8 \\ & \hline \end{aligned}$ | to $4 \mathrm{~V} \quad$ (Note 5) | -3 | -- | +3 | \% |
| FB Input Current |  | $\mathrm{I}_{\text {FB }}$ | $\mathrm{V}_{\mathrm{FB}}=\mathrm{V}_{\mathrm{IN}}$ |  | -50 | -- | 50 | nA |
| P-MOSFET RON |  | $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ _P | lout $=200 \mathrm{~mA}$ | $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}$ | -- | 0.28 | -- | $\Omega$ |
|  |  | $\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}$ |  | -- | 0.38 | -- |  |
| N-MOSFET Ron |  |  | $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ _N | lout $=200 \mathrm{~mA}$ | $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}$ | -- | 0.25 | -- | $\Omega$ |
|  |  | $\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}$ |  |  | -- | 0.35 | -- |  |
| P-Channel Current Limit |  | lıIM_P | $\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}$ to |  | 1.2 | 1.5 | -- | A |
| EN High-Level Input Voltage |  | VEN_H | $\mathrm{V}_{\mathrm{IN}}=2.5 \mathrm{~V}$ to 4 |  | 1.5 | -- | -- | V |
| EN Low-Level Input Voltage |  | VEN_L | $\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}$ to 4 |  | -- | -- | 0.4 | V |
| Under Voltage Lock Out Threshold |  | UVLO |  |  | -- | 1.8 | -- | V |
| Hysteresis |  |  |  |  | -- | 0.1 | -- | V |

To be continued

| Parameter | Symbol | Test Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Oscillator Frequency | fosC | $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}$, I IOUT $=100 \mathrm{~mA}$ | 1.2 | 1.5 | 1.8 | MHz |
| Thermal Shutdown Temperature | $\mathrm{T}_{\text {SD }}$ |  | -- | 160 | -- | ${ }^{\circ} \mathrm{C}$ |
| Max. Duty Cycle |  |  | 100 | -- | -- | $\%$ |
| LX Leakage Current |  | $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{LX}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{LX}}=3.6 \mathrm{~V}$ | -1 | -- | 1 | $\mu \mathrm{~A}$ |

Note 1. Stresses listed as the above "Absolute Maximum Ratings" may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may remain possibility to affect device reliability.
Note 2. Devices are ESD sensitive. Handling precaution recommended.
Note 3. The device is not guaranteed to function outside its operating conditions.
Note 4. $\theta_{\mathrm{JA}}$ is measured in the natural convection at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ on a high effective four layers thermal conductivity test board of JEDEC 51-7 thermal measurement standard. The case point of $\theta_{\mathrm{Jc}}$ is on the expose pad for the QFN package.
Note 5. $\Delta \mathrm{V}=$ lout $\times \mathrm{P}_{\mathrm{RDS}(\mathrm{ON})}$
Note 6. Guarantee by design.

## Typical Operating Characteristics



EN Pin Threshold vs. Input Voltage


UVLO Threshold vs. Temperature


Efficiency vs. Output Current


EN Pin Threshold vs. Temperature









Output Ripple Voltage


## Applications Information

The basic RT8010B application circuit is shown in Typical Application Circuit. External component selection is determined by the maximum load current and begins with the selection of the inductor value and operating frequency followed by $\mathrm{C}_{\mathrm{IN}}$ and $\mathrm{C}_{\text {out }}$.

## Inductor Selection

For a given input and output voltage, the inductor value and operating frequency determine the ripple current. The ripple current $\Delta I_{L}$ increases with higher $V_{\mathbb{I N}}$ and decreases with higher inductance.

$$
\Delta \mathrm{I}_{\mathrm{L}}=\left[\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{f} \times \mathrm{L}}\right] \times\left[1-\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}}}\right]
$$

Having a lower ripple current reduces the ESR losses in the output capacitors and the output voltage ripple. Highest efficiency operation is achieved at low frequency with small ripple current. This, however, requires a large inductor.

A reasonable starting point for selecting the ripple current is $\Delta I_{L}=0.4\left(I_{\text {MAX }}\right)$. The largest ripple current occurs at the highest $\mathrm{V}_{\mathrm{IN}}$. To guarantee that the ripple current stays below a specified maximum, the inductor value should be chosen according to the following equation :

$$
L=\left[\frac{V_{\mathrm{OUT}}}{\mathrm{f} \times \Delta \mathrm{IL}(\mathrm{MAX})}\right] \times\left[1-\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}(\mathrm{MAX})}}\right]
$$

## Inductor Core Selection

Once the value for $L$ is known, the type of inductor must be selected. High efficiency converters generally can not afford the core loss found in low cost powdered iron cores, forcing the use of more expensive ferrite or mollypermalloy cores. Actual core loss is independent of core size for a fixed inductor value but it is very dependent on the inductance selected. As the inductance increases, core losses decrease. Unfortunately, increased inductance requires more turns of wire and therefore copper losses will increase.

Ferrite designs have very low core losses and are preferred at high switching frequencies, so design goals can concentrate on copper loss reduction and saturation prevention. Ferrite core material saturates "hard", which means that inductance collapses abruptly when the peak
design current is exceeded. This results in an abrupt increase in inductor ripple current and consequent output voltage ripple. Do not allow the core to saturate!
Different core materials and shapes will change the size/ current and price/current relationship of an inductor.

Toroid or shielded pot cores in ferrite or permalloy materials are small and do not radiate energy but generally cost more than powdered iron core inductors with similar characteristics. The choice of which style inductor to use mainly depends on the price vs size requirements and any radiated field/EMI requirements.

## $\mathrm{C}_{\text {IN }}$ and $\mathrm{C}_{\text {out }}$ Selection

The input capacitance, $\mathrm{C}_{\mathrm{IN}}$, is needed to filter the trapezoidal current at the source of the top MOSFET. To prevent large ripple voltage, a low ESR input capacitor sized for the maximum RMS current should be used. RMS current is given by :

$$
I_{\text {RMS }}=I_{\text {OUT(MAX) }} \frac{V_{\text {OUT }}}{V_{\text {IN }}} \sqrt{\frac{\mathrm{V}_{\text {IN }}}{\mathrm{V}_{\text {OUT }}}-1}
$$

This formula has a maximum at $\mathrm{V}_{\text {IN }}=2 \mathrm{~V}_{\text {OUT }}$, where $I_{\text {RMS }}=l_{\text {OUt }} / 2$. This simple worst-case condition is commonly used for design because even significant deviations do not offer much relief or choose a capacitor rated at a higher temperature than required. Several capacitors may also be paralleled to meet size or height requirements in the design.

The selection of Cout is determined by the effective series resistance (ESR) that is required to minimize voltage ripple and load step transients, as well as the amount of bulk capacitance that is necessary to ensure that the control loop is stable. Loop stability can be checked by viewing the load transient response as described in a later section. The output ripple, $\Delta \mathrm{V}_{\text {OUT }}$, is determined by :

$$
\Delta \mathrm{V}_{\text {OUT }} \leq \Delta \mathrm{I}_{\mathrm{L}}\left[\mathrm{ESR}+\frac{1}{8 \mathrm{fC}} \overline{\mathrm{OUT}}\right]
$$

The output ripple is the highest at maximum input voltage since $\Delta I_{\mathrm{L}}$ increases with input voltage. Multiple capacitors placed in parallel may be needed to meet the ESR and RMS current handling requirements. Dry tantalum, special polymer, aluminum electrolytic and ceramic capacitors are all available in surface mount packages. Special polymer capacitors offer very low ESR but have lower capacitance density than other types. Tantalum capacitors have the highest capacitance density but it is important to only use types that have been surge tested for use in switching power supplies. Aluminum electrolytic capacitors have significantly higher ESR but can be used in cost-sensitive applications provided that consideration is given to ripple current ratings and long term reliability. Ceramic capacitors have excellent low ESR characteristics but can have a high voltage coefficient and audible piezoelectric effects. The high Q of ceramic capacitors with trace inductance can also lead to significant ringing.

## Using Ceramic Input and Output Capacitors

Higher values, lower cost ceramic capacitors are now becoming available in smaller case sizes. Their high ripple current, high voltage rating and low ESR make them ideal for switching regulator applications. However, care must be taken when these capacitors are used at the input and output. When a ceramic capacitor is used at the input and the power is supplied by a wall adapter through long wires, a load step at the output can induce ringing at the input, $\mathrm{V}_{\mathrm{IN}}$. At best, this ringing can couple to the output and be mistaken as loop instability. At worst, a sudden inrush of current through the long wires can potentially cause a voltage spike at $\mathrm{V}_{\mathbb{N}}$ large enough to damage the part.

## Output Voltage Programming

The resistive divider allows the FB pin to sense a fraction of the output voltage as shown in Figure 4.


Figure 4. Setting the Output Voltage

For adjustable voltage mode, the output voltage is set by an external resistive divider according to the following equation :
$\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {REF }}\left(1+\frac{\mathrm{R} 1}{\mathrm{R} 2}\right)$
where $\mathrm{V}_{\mathrm{REF}}$ is the internal reference voltage ( 0.6 V typ.)

## Efficiency Considerations

The efficiency of a switching regulator is equal to the output power divided by the input power times 100\%. It is often useful to analyze individual losses to determine what is limiting the efficiency and which change would produce the most improvement. Efficiency can be expressed as :

```
Efficiency = 100% - (L1+L2+ L3+ ...)
```

where L1, L2, etc. are the individual losses as a percentage of input power. Although all dissipative elements in the circuit produce losses, two main sources usually account for most of the losses: VIN quiescent current and $I^{2} R$ losses.

The VIN quiescent current loss dominates the efficiency loss at very low load currents whereas the $I^{2} R$ loss dominates the efficiency loss at medium to high load currents. In a typical efficiency plot, the efficiency curve at very low load currents can be misleading since the actual power lost is of no consequence.

1. The VIN quiescent current appears due to two factors including : the DC bias current as given in the electrical characteristics and the internal main switch and synchronous switch gate charge currents. The gate charge current results from switching the gate capacitance of the internal power MOSFET switches. Each time the gate is switched from high to low to high again, a packet of charge $\Delta$ Q moves from $V_{\mathbb{I N}}$ to ground.

The resulting $\Delta \mathrm{Q} / \Delta \mathrm{t}$ is the current out of $\mathrm{V}_{\mathbb{I N}}$ that is typically larger than the DC bias current. In continuous mode,
$I_{\mathrm{GATECHG}}=f\left(\mathrm{Q}_{\mathrm{T}}+\mathrm{Q}_{\mathrm{B}}\right)$
where $Q_{T}$ and $Q_{B}$ are the gate charges of the internal top and bottom switches. Both the DC bias and gate charge losses are proportional to $\mathrm{V}_{\mathbb{I N}}$ and thus their effects will be more pronounced at higher supply voltages.
2. $I^{2} R$ losses are calculated from the resistances of the internal switches, $\mathrm{R}_{\mathrm{SW}}$ and external inductor $\mathrm{R}_{\mathrm{L}}$.

In continuous mode, the average output current flowing through inductor $L$ is "chopped" between the main switch and the synchronous switch. Thus, the series resistance looking into the LX pin is a function of both top and bottom MOSFET $R_{\text {DS(ON) }}$ and the duty cycle (DC) as follows :
$R_{S W}=R_{D S(O N) \text { TOP }} \times D C+R_{D S(O N) \text { BOT }} \times(1-D C)$
The $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ for both the top and bottom MOSFETs can be obtained from the Typical Performance Characteristics curves. Thus, to obtain $I^{2} R$ losses, simply add $R_{S w}$ to $R_{L}$ and multiply the result by the square of the average output current.

Other losses including $\mathrm{C}_{\mathrm{IN}}$ and Cout ESR dissipative losses and inductor core losses generally account for less than $2 \%$ of the total loss.

## Thermal Considerations

For continuous operation, do not exceed the maximum operation junction temperature $125^{\circ} \mathrm{C}$. The maximum power dissipation depends on the thermal resistance of IC package, PCB layout, the rate of surroundings airflow and temperature difference between junction to ambient. The maximum power dissipation can be calculated by following formula :
$P_{D(\operatorname{MAX})}=\left(T_{J(\operatorname{MAX})}-T_{A}\right) / \theta_{J A}$
Where $T_{J(M A X)}$ is the maximum operation junction temperature $125^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{A}}$ is the ambient temperature and the $\theta_{\mathrm{JA}}$ is the junction to ambient thermal resistance.

For recommended operating conditions specification of RT8010B, where $T_{J(M A X)}$ is the maximum junction temperature of the die $\left(125^{\circ} \mathrm{C}\right)$ and $\mathrm{T}_{\mathrm{A}}$ is the maximum ambient temperature. The junction to ambient thermal resistance $\theta_{\mathrm{JA}}$ is layout dependent. For WDFN-8L $2 \times 2$ packages, the thermal resistance $\theta_{\mathrm{JA}}$ is $165^{\circ} \mathrm{C} / \mathrm{W}$ on the standard JEDEC 51-7 four layers thermal test board. The maximum power dissipation at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ can be calculated by following formula :
$P_{D(\operatorname{MAX})}=\left(125^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}\right) /\left(165^{\circ} \mathrm{C} / \mathrm{W}\right)=0.606 \mathrm{~W}$ for WDFN-8L $2 \times 2$ packages

The maximum power dissipation depends on operating ambient temperature for fixed $\mathrm{T}_{\mathrm{J}(\mathrm{MAX})}$ and thermal resistance $\theta_{\mathrm{JA}}$.

For RT8010B packages, the Figure 5 of derating curves allows the designer to see the effect of rising ambient temperature on the maximum power allowed.


Figure 5. Derating Curves for RT8010B Package

## Checking Transient Response

The regulator loop response can be checked by looking at the load transient response. Switching regulators take several cycles to respond to a step in load current. When a load step occurs, Vout immediately shifts by an amount equal to $\Delta I_{\text {LOAD }}(E S R)$, where ESR is the effective series resistance of Cout. $\Delta$ l load $_{\text {Lo }}$ also begins to charge or discharge Cout generating a feedback error signal used by the regulator to return $V_{\text {Out }}$ to its steady-state value. During this recovery time, $\mathrm{V}_{\text {OUt }}$ can be monitored for overshoot or ringing that would indicate a stability problem.

## Layout Considerations

Follow the PCB layout guidelines for optimal performance of RT8010B.

- Put the input capacitor as close as possible to the device pins (VIN and GND).
- LX node is with high frequency voltage swing and should be kept small area. Keep analog components away from LX node to prevent stray capacitive noise pick-up.
- Connect feedback network behind the output capacitors. Keep the loop area small. Place the feedback components near the RT8010B.
- Connect all analog grounds to a command node and then connect the command node to the power ground behind the output capacitors.


Table 1. Recommended Inductors

| Supplier | Inductance <br> $(\mathbf{u H})$ | Current Rating (mA) | DCR <br> $(\mathbf{m} \mathbf{\Omega})$ | Dimensions <br> $(\mathbf{m m})$ | Series |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TAIYO YUDEN | 2.2 | 1480 | 60 | $3.00 \times 3.00 \times 1.50$ | NR 3015 |
| GOTREND | 2.2 | 1500 | 58 | $3.85 \times 3.85 \times 1.80$ | GTSD32 |
| Sumida | 2.2 | 1500 | 75 | $4.50 \times 3.20 \times 1.55$ | CDRH2D14 |
| Sumida | 4.7 | 1000 | 135 | $4.50 \times 3.20 \times 1.55$ | CDRH2D14 |
| TAIYO YUDEN | 4.7 | 1020 | 120 | $3.00 \times 3.00 \times 1.50$ | NR 3015 |
| GOTREND | 4.7 | 1100 | 146 | $3.85 \times 3.85 \times 1.80$ | GTSD32 |

Table 2. Recommended Capacitors for $\mathrm{C}_{\text {IN }}$ and $\mathrm{C}_{\text {out }}$

| Supplier | Capacitance <br> $(\mathrm{uF})$ | Package | Part Number |
| :---: | :---: | :---: | :---: |
| TDK | 4.7 | 603 | C1608JB0J475M |
| MURATA | 4.7 | 603 | GRM188R60J475KE19 |
| TAIYO YUDEN | 4.7 | 603 | JMK107BJ475RA |
| TAIYO YUDEN | 10 | 603 | JMK107BJ106MA |
| TDK | 10 | 805 | C2012JB0J106M |
| MURATA | 10 | 805 | GRM219R60J106ME19 |
| MURATA | 10 | 805 | GRM219R60J106KE19 |
| TAIYO YUDEN | 10 | 805 | JMK212BJ106RD |

## Outline Dimension



21
21

DETAILA
Pin \#1 ID and Tie Bar Mark Options

Note : The configuration of the Pin \#1 identifier is optional, but must be located within the zone indicated.

| Symbol | Dimensions In Millimeters |  | Dimensions In Inches |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |  |  |  |
| A | 0.700 | 0.800 | 0.028 | 0.031 |  |  |  |
| A1 | 0.000 | 0.050 | 0.000 | 0.002 |  |  |  |
| A3 | 0.175 | 0.250 | 0.007 | 0.010 |  |  |  |
| b | 0.200 | 0.300 | 0.008 | 0.012 |  |  |  |
| D | 1.950 | 2.050 | 0.077 | 0.081 |  |  |  |
| D2 | 1.000 | 1.250 | 0.039 | 0.049 |  |  |  |
| E | 1.950 | 2.050 | 0.077 | 0.081 |  |  |  |
| E2 | 0.400 | 0.650 | 0.016 | 0.026 |  |  |  |
| e | 0.500 |  |  |  |  |  | 0.020 |
| L | 0.300 | 0.400 | 0.012 | 0.016 |  |  |  |

W-Type 8L DFN 2x2 Package

## Richtek Technology Corporation

Headquarter
5F, No. 20, Taiyuen Street, Chupei City
Hsinchu, Taiwan, R.O.C.
Tel: (8863)5526789 Fax: (8863)5526611

## Richtek Technology Corporation

Taipei Office (Marketing)
8F, No. 137, Lane 235, Paochiao Road, Hsintien City Taipei County, Taiwan, R.O.C.
Tel: (8862)89191466 Fax: (8862)89191465
Email: marketing@richtek.com

