# Low Charge Injection 8-Channel High Voltage Analog Switch 

## Ordering Information

|  |  | Package Options |  |
| :---: | :---: | :---: | :---: |
| Operating <br> $\mathbf{V}_{\mathrm{PP}}$ | $\mathbf{V}_{\mathrm{PP}}-\mathbf{V}_{\mathrm{NN}}$ | 28-lead plastic <br> chip carrier | Die |
| 40 V to 80 V | 160 V | HV21716PJ | HV21716X |
| 80 V to 150 V | 160 V | HV21816PJ | HV21816X |

## Features

$\square$ HVCMOS $^{\circledR}$ technology for high performance
$\square$ Low charge injection
Very low quiescent power dissipation $-10 \mu \mathrm{~A}$
$\square$ Output On-resistance typically 22 ohms
$\square$ Low parasitic capacitances
$\square$ DC to 10 MHz analog signal frequency
$\square-50 \mathrm{~dB}$ typical output off isolation at 5 MHz
$\square$ CMOS logic circuitry for low power
$\square$ Excellent noise immunity
$\square$ On-chip shift register and latch logic circuitry
$\square$ Flexible high voltage supplies
$\square$ Surface mount package available

## General Description

Not recommended for new designs. Please use HV20220 for all new designs.
This device is a low charge injection 8-channel high-voltage analog switch integrated circuit (IC) intended for use in applications requiring high voltage switching controlled by low voltage control signals, such as ultrasound imaging and printers. Input data is shifted into an 8-bit shift register which can then be retained in an 8 -bit latch. To reduce any possible clock feedthrough noise, Latch Enable (LE) should be left high until all bits are clocked in. Using HVCMOS technology, this switch combines high voltage bilateral DMOS switches and low power CMOS logic to provide efficient control of high voltage analog signals.

## Absolute Maximum Ratings*

| $\mathrm{V}_{\mathrm{DD}}$ logic power supply voltage | -0.5 V to +18 V |
| :--- | ---: |
| $\mathrm{~V}_{\mathrm{PP}}-\mathrm{V}_{\mathrm{NN}}$ supply voltage | 174 V |
| $\mathrm{~V}_{\mathrm{PP}}$ positive high voltage supply | -0.5 V to +160 V |
| $\mathrm{~V}_{\mathrm{NN}}$ negative high voltage supply | +0.5 V to -160 V |
| Logic input voltages | -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Analog signal range | $\mathrm{V}_{\mathrm{NN}}$ to $\mathrm{V}_{\mathrm{PP}}$ |
| Peak analog signal current/channel | 3.0 A |
| Storage temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Power dissipation | 1.2 W |

[^0]
## Electrical Characteristics

(over operating conditions, $\mathrm{V}_{\mathrm{PP}}=+80 \mathrm{~V}, \mathrm{~V}_{\mathrm{NN}}=-80 \mathrm{~V}$, and $\mathrm{V}_{\mathrm{DD}}=15 \mathrm{~V}$ unless otherwise noted)
DC Characteristics

| Characteristics | Sym | $0^{\circ} \mathrm{C}$ |  | $+25^{\circ} \mathrm{C}$ |  |  | $+70^{\circ} \mathrm{C}$ |  | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min | max | min | typ | max | min | max |  |  |
| Small Signal Switch (ON) Resistance | $\mathrm{R}_{\text {ONS }}$ |  | 24 |  | 22 | 25 |  | 28 | ohms | $\mathrm{I}_{\text {SIG }}=5 \mathrm{~mA}$ |
|  | $\mathrm{R}_{\text {ONS }}$ |  | 18 |  | 18 | 20 |  | 23 | ohms | $\mathrm{I}_{\text {SIG }}=200 \mathrm{~mA}$ |
| Small Signal Switch (ON) Resistance Matching | $\Delta \mathrm{R}_{\text {ONS }}$ |  | 20 |  | 5.0 | 20 |  | 20 | \% | $\mathrm{I}_{\text {SW }}=5 \mathrm{~mA}$ |
| Large Signal Switch (ON) Resistance | $\mathrm{R}_{\mathrm{ONL}}$ |  |  |  | 13 | 22 |  |  | ohms | $\begin{aligned} & \mathrm{V}_{\mathrm{SIG}}=\mathrm{V}_{\mathrm{PP}}-10 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{SIG}}=1.0 \mathrm{~A} \end{aligned}$ |
| Switch Off Leakage Per Switch | $\mathrm{I}_{\text {SOL }}$ |  | 5.0 |  | 1.0 | 10 |  | 15 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SIG}}=\mathrm{V}_{\mathrm{PP}}-10 \mathrm{~V} \\ & \text { and } \mathrm{V}_{\mathrm{NN}}+10 \mathrm{~V} \end{aligned}$ |
| DC Offset Switch Off |  |  | 300 |  | 100 | 300 |  | 300 | mV | $\mathrm{R}_{\mathrm{L}}=100 \mathrm{~K} \Omega$ |
| DC Offset Switch On |  |  | 500 |  | 100 | 500 |  | 500 | mV | $\mathrm{R}_{\mathrm{L}}=100 \mathrm{~K} \Omega$ |
| Pos. HV Supply Current | $\mathrm{I}_{\mathrm{PPQ}}$ |  |  |  | 10 | 50 |  |  | $\mu \mathrm{A}$ |  |
| Neg. HV Supply Current | $\mathrm{I}_{\mathrm{NNQ}}$ |  |  |  | -10 | -50 |  |  | $\mu \mathrm{A}$ | ALL SWS OFF |
| Pos. HV Supply Current | $\mathrm{I}_{\text {PPQ }}$ |  |  |  | 10 | 50 |  |  | $\mu \mathrm{A}$ | ALL SWS ON |
| Neg. HV Supply Current | $\mathrm{I}_{\mathrm{NNQ}}$ |  |  |  | -10 | -50 |  |  | $\mu \mathrm{A}$ | $\mathrm{I}_{\text {SW }}=5 \mathrm{~mA}$ |
| Switch Output Peak Current |  |  | 3.0 |  | 3.0 | 2.0 |  | 2.0 | A | $\mathrm{V}_{\text {SIG }} \leq 0.1 \%$ Duty Cycle |
| Output Switch Frequency | $\mathrm{f}_{\mathrm{S} W}$ |  |  |  |  | 50 |  |  | KHz | Duty Cycle = 50\% |
| $\mathrm{I}_{\text {PP }}$ Supply Current | $\mathrm{I}_{\mathrm{PP}}$ |  | 4.0 |  | 3.5 | 5.0 |  | 5.5 | mA | HV output switching |
| $\mathrm{I}_{\text {NN }}$ Supply Current | $\mathrm{I}_{\mathrm{NN}}$ |  | 4.0 |  | 3.5 | 5.0 |  | 5.5 | mA | frequency $=50 \mathrm{KHz}$ |
| Logic Supply Average Current | $\mathrm{I}_{\mathrm{DD}}$ |  | 6.0 |  | 4.0 | 6.0 |  | 6.0 | mA | $\mathrm{f}_{\text {CLK }}=3 \mathrm{MHz}$ |
| Logic Supply Quiescent Current | $\mathrm{I}_{\text {DQQ }}$ |  | 10 |  |  | 10 |  | 10 | $\mu \mathrm{A}$ |  |
| Data Out Source Current | $\mathrm{I}_{\text {SOR }}$ | 0.45 |  | 0.45 | 0.70 |  | 0.40 |  | mA | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {DD }}-0.7 \mathrm{~V}$ |
| Data Out Sink Current | $\mathrm{I}_{\text {SINK }}$ | 0.45 |  | 0.45 | 0.70 |  | 0.40 | - | mA | $\mathrm{V}_{\text {OUT }}=0.7 \mathrm{~V}$ |

## AC Characteristics

| Characteristics | Sym | $0^{\circ} \mathrm{C}$ |  | $+25^{\circ} \mathrm{C}$ |  |  | $+70^{\circ} \mathrm{C}$ |  | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min | max | min | typ | max | min | max |  |  |
| Time to Turn Off $\mathrm{V}_{\text {SIG }}{ }^{*}$ | $\mathrm{t}_{\text {SIG (OFF) }}$ |  |  | 0 |  |  |  |  | ns |  |
| Set Up Time Before $\overline{\mathrm{LE}}$ Rises | $\mathrm{t}_{\text {SD }}$ | 150 |  | 150 |  |  | 150 |  | ns |  |
| Time Width of $\overline{\mathrm{LE}}$ | $t_{\text {WLE }}$ | 150 |  | 150 |  |  | 150 |  | ns |  |
| Clock Delay Time to Data Out | $\mathrm{t}_{\mathrm{DO}}$ |  | 175 |  |  | 175 |  | 190 | ns |  |
| Turn On Time | $\mathrm{t}_{\mathrm{ON}}$ |  | 3.0 |  |  | 3.0 |  | 3.0 | $\mu \mathrm{s}$ | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{~K} \Omega$ |
| Turn Off Time | $\mathrm{t}_{\text {OFF }}$ |  | 5.0 |  |  | 5.0 |  | 5.0 | $\mu \mathrm{s}$ | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{~K} \Omega$ |
| Off Isolation | KO | -30 |  | -30 | -33 |  | -30 |  | dB | $\begin{aligned} & \mathrm{f}=5 \mathrm{MHz}, \\ & 1 \mathrm{~K} \Omega / / 15 \mathrm{pF} \text { load } \end{aligned}$ |
|  |  | -45 |  | -45 | -50 |  | -45 |  | dB | $\begin{aligned} & \mathrm{f}=5 \mathrm{MHz}, \\ & 50 \Omega \text { load } \end{aligned}$ |
| Clock Freq | $\mathrm{f}_{\text {cLK }}$ |  | 5.0 |  |  | 5.0 |  | 5.0 | MHz | $50 \%$ duty cycle $\mathrm{f}_{\mathrm{DATA}}=\mathrm{f}_{\mathrm{CLK}} / 2$ |
| Set Up Time Data to Clock | $\mathrm{t}_{\mathrm{Su}}$ | 15 |  | 15 | 8.0 |  | 20 |  | ns |  |
| Hold Time Data from Clock | $\mathrm{t}_{\mathrm{H}}$ | 35 |  | 35 |  |  | 35 |  | ns |  |
| Switch Crosstalk | $\mathrm{K}_{\mathrm{CR}}$ | -60 |  | -60 | -70 |  | -60 |  | dB | $\begin{aligned} & \mathrm{f}=5 \mathrm{MHz}, \\ & 50 \Omega \text { load } \end{aligned}$ |
| Off Capacitance SW to GND | $\mathrm{C}_{\text {SG(OFF) }}$ | 5.0 | 17 | 5.0 | 12 | 17 | 5.0 | 17 | pF | 0V, 1MHz |
| On Capacitance SW to GND | $\mathrm{C}_{\text {SG(ON) }}$ | 25 | 50 | 25 | 38 | 50 | 25 | 50 | pF | 0V, 1MHz |
| Output Voltage Spike | $+\mathrm{V}_{\text {SPK }}$ |  |  |  | 150 |  |  |  | mV | $\mathrm{V}_{\mathrm{PP}}=+80 \mathrm{~V}$, |
|  | $-\mathrm{V}_{\text {SPK }}$ |  |  |  | 150 |  |  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{NN}}=-80 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=50 \Omega \end{aligned}$ |

* Time required for analog signal to turn off before output switch turns off (critical timing)


## Operating Conditions*

| Symbol | Device |  | Value |
| :---: | :---: | :---: | :---: |
|  | HV21716 | HV21816 |  |
| $\mathrm{V}_{\mathrm{PP}}{ }^{1,3}$ | X |  | 40 V to 80V |
|  |  | X | 80 V to 150 V |
| $\mathrm{V}_{\mathrm{NN}}{ }^{1,3}$ | X | X | -10 V to $\mathrm{V}_{\mathrm{PP}}-160 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{DD}}{ }^{1,3}$ | X | X | 10 V to 15.5 V |
| $\mathrm{V}_{\mathrm{IH}}$ | X | X | $\mathrm{V}_{\mathrm{DD}}-2.0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}$ |
| $\mathrm{V}_{\text {IL }}$ | X | X | 0 V to 2.0 V |
| $\mathrm{V}_{\text {SIG }}{ }^{2}$ | X | X | $\mathrm{V}_{\mathrm{NN}}+10 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{PP}}-10$ |
| $\mathrm{T}_{\mathrm{A}}$ | X | X | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |

Notes:

1. Power up/down sequence is arbitrary except GND must be powered-up first and powered-down last.
2. $\mathrm{V}_{\text {SIG }}$ must be $\mathrm{V}_{\mathrm{NN}} \leq \mathrm{V}_{\mathrm{SIG}} \leq \mathrm{V}_{\mathrm{PP}}$ or floating during power up/down transistion.
3. Rise and fall times of power supplies, $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{PP}}$ and $\mathrm{V}_{\mathrm{NN}}$ should not be less than 1.0 msec .

## Test Circuits



Switch OFF Leakage


Crosstalk

$\mathrm{T}_{\text {ON }} / \mathrm{T}_{\text {OFF }}$

$\mathrm{K}_{\mathrm{O}}=20 \log \frac{\mathrm{~V}_{\text {OUT }}}{\mathrm{V}_{\text {IN }}}$


DC Offset ON/OFF


Output Voltage Spike

Logic Timing Waveforms - OBSOLETE -


Truth Table

| D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | $\overline{\text { LE }}$ | SW0 | SW1 | SW2 | SW3 | SW4 | SW5 | SW6 | SW7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L |  |  |  |  |  |  |  | L | OFF |  |  |  |  |  |  |  |
| H |  |  |  |  |  |  |  | L | ON |  |  |  |  |  |  |  |
|  | L |  |  |  |  |  |  | L |  | OFF |  |  |  |  |  |  |
|  | H |  |  |  |  |  |  | L |  | ON |  |  |  |  |  |  |
|  |  | L |  |  |  |  |  | L |  |  | OFF |  |  |  |  |  |
|  |  | H |  |  |  |  |  | L |  |  | ON |  |  |  |  |  |
|  |  |  | L |  |  |  |  | L |  |  |  | OFF |  |  |  |  |
|  |  |  | H |  |  |  |  | L |  |  |  | ON |  |  |  |  |
|  |  |  |  | L |  |  |  | L |  |  |  |  | OFF |  |  |  |
|  |  |  |  | H |  |  |  | L |  |  |  |  | ON |  |  |  |
|  |  |  |  |  | L |  |  | L |  |  |  |  |  | OFF |  |  |
|  |  |  |  |  | H |  |  | L |  |  |  |  |  | ON |  |  |
|  |  |  |  |  |  | L |  | L |  |  |  |  |  |  | OFF |  |
|  |  |  |  |  |  | H |  | L |  |  |  |  |  |  | ON |  |
|  |  |  |  |  |  |  | L | L |  |  |  |  |  |  |  | OFF |
|  |  |  |  |  |  |  | H | L |  |  |  |  |  |  |  | ON |
| X | X | X | X | X | X | X | X | H |  | HOLD PREVIOUS STATE |  |  |  |  |  |  |

Notes:

1. The eight switches operate independently.
2. Serial data is clocked in on the $\mathrm{L} \rightarrow \mathrm{H}$ transition CLK.
3. The switches go to a state retaining their present condition at the rising edge of LE. When LE is low the shift register data flows through the latch.
4. $\mathrm{D}_{\text {OUT }}$ is high when switch 7 is on.
5. Shift register clockng has no effect on the switch states if $\overline{L E}$ is $H$.

Typical Performance Curves
$R_{\text {ON }}$ vs. Ambient Temp $\mathrm{T}_{\mathrm{A}}$



Junction Temp $T_{j}$ vs. Switch Peak Current
$V_{\text {SIG }}$ Freq $=10 \mathrm{KHz}$ \& Duty Cycle $=0.1 \%$


## Typical Performance Curves


$\mathrm{T}_{\mathrm{H}}$ vs. Ambient Temp $\mathrm{V}_{\mathrm{PP}} / \mathrm{V}_{\mathrm{NN}}= \pm 80 \mathrm{~V}$


Ton vs. Ambient Temp



Tsu vs. Ambient Temp $\mathrm{V}_{\mathrm{PP}} / \mathrm{V}_{\mathrm{NN}}= \pm 80 \mathrm{~V}$


Toff vs. Ambient Temp
$\mathrm{V}_{\mathrm{PP}} / \mathrm{V}_{\mathrm{NN}}= \pm 80 \mathrm{~V}$


## Typical Performance Curves




Crosstalk vs Analog Signal Frequency


- OBSOLETE -


## Pin Configurations

## Package Outlines



## 8-Channel High Voltage Analog Switch

## Ordering Information

| $\mathbf{V}_{\mathrm{PP}}-\mathrm{V}_{\mathrm{NN}}$ | Package Options |  |  |
| :---: | :---: | :---: | :---: |
|  | 28-pin <br> plastic DIP | 28-lead plastic <br> chip carrier | Die |
|  | HV2216P | HV2216PJ | HV2216X |

## Features

HVCMOS ${ }^{\circledR}$ technology for high performanceVery low quiescent power dissipation $-10 \mu \mathrm{~A}$Output On-resistance typically 22 ohmsLow parasitic capacitancesDC to 10 MHz analog signal frequency-50 dB typical output off isolation at 5 MHz$\square \quad$ CMOS logic circuitry for low power
$\square \quad$ Excellent noise immunity
$\square$ On-chip shift register, latch and clear logic circuitry
$\square \quad$ Flexible high voltage supplies
$\square$ Surface mount package available

## General Description

Not recommended for new designs. Please use HV20220 for all new designs.
This device is an 8-channel high-voltage analog switch integrated circuit (IC) intended for use in applications requiring high voltage switching controlled by low voltage control signals, such as ultrasound imaging and printers. Input data is shifted into an 8 -bit shift register which can then be retained in an 8-bit latch. To
reduce any possible clock feedthrough noise, Latch Enable (LE) 8 -bit shift register which can then be retained in an 8-bit latch. To
reduce any possible clock feedthrough noise, Latch Enable (LE) should be left high until all bits are clocked in. Using HVCMOS
technology, this switch combines high voltage bilateral DMOS should be left high until all bits are clocked in. Using HVCMOS
technology, this switch combines high voltage bilateral DMOS switches and low power CMOS logic to provide efficient control of high voltage analog signals.

This IC is suitable for various combinations of high voltage supplies, e.g., for HV2216 $+40 \mathrm{~V} /-120 \mathrm{~V}$, or $+80 \mathrm{~V} /-80 \mathrm{~V}$ or $+150 \mathrm{~V} /$ -10V.

Absolute Maximum Ratings*

| $\mathrm{V}_{\mathrm{DD}}$ Logic power supply voltage | -0.5 V to +18 V |
| :--- | ---: |
| $\mathrm{~V}_{\mathrm{PP}}-\mathrm{V}_{\mathrm{NN}}$ Supply voltage | 174 V |
| $\mathrm{~V}_{\mathrm{PP}}$ Positive high voltage supply | -0.5 V to +160 V |
| $\mathrm{~V}_{\mathrm{NN}}$ Negative high voltage supply | +0.5 V to -160 V |
| Logic input voltages | -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Analog Signal Range | $\mathrm{V}_{\mathrm{NN}}$ to $\mathrm{V}_{\mathrm{PP}}$ |
| Peak analog signal current/channel | 3.0 A |
| Storage temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Power dissipation | 1.2 W |

* Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability.


[^0]:    * Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability.

