



CY7C1310BV18
CY7C1910BV18
CY7C1312BV18
CY7C1314BV18

18-Mbit QDR™-II SRAM 2 Word Burst Architecture

Features

- Separate Independent read and write data ports
 - Supports concurrent transactions
- 250 MHz clock for high bandwidth
- 2 Word Burst on all accesses
- Double Data Rate (DDR) interfaces on both read and write ports (data transferred at 500 MHz) @ 250 MHz
- Two input clocks (K and \bar{K}) for precise DDR timing
 - SRAM uses rising edges only
- Two input clocks for output data (C and \bar{C}) to minimize clock skew and flight time mismatches
- Echo clocks (CQ and \bar{CQ}) simplify data capture in high speed systems
- Single multiplexed address input bus latches address inputs for both read and write ports
- Separate Port Selects for depth expansion
- Synchronous internally self-timed writes
- Available in x 8, x 9, x 18, and x 36 configurations
- Full data coherency, providing most current data
- Core $V_{DD} = 1.8V (\pm 0.1V)$; I/O $V_{DDQ} = 1.4V$ to V_{DD}
- Available in 165 ball FBGA package (13 x 15 x 1.4 mm)
- Offered in both Pb-free and non-Pb-free packages
- Variable drive HSTL output buffers
- JTAG 1149.1 compatible test access port
- Delay Lock Loop (DLL) for accurate data placement

Configurations

CY7C1310BV18 – 2M x 8
 CY7C1910BV18 – 2M x 9
 CY7C1312BV18 – 1M x 18
 CY7C1314BV18 – 512K x 36

Selection Guide

	250 MHz	200 MHz	167 MHz	Unit
Maximum Operating Frequency	250	200	167	MHz
Maximum Operating Current	600	550	500	mA


Functional Description

The CY7C1310BV18, CY7C1910BV18, CY7C1312BV18, and CY7C1314BV18 are 1.8V Synchronous Pipelined SRAMs, equipped with QDR™-II architecture. QDR-II architecture consists of two separate ports to access the memory array. The read port has dedicated Data Outputs to support read operations and the Write Port has dedicated Data Inputs to support write operations. QDR-II architecture has separate data inputs and data outputs to completely eliminate the need to “turn-around” the data bus required with common IO devices. Access to each port is accomplished through a common address bus. The read address is latched on the rising edge of the \bar{K} clock and the write address is latched on the rising edge of the K clock. Accesses to the QDR-II read and write ports are completely independent of one another. To maximize data throughput, both read and write ports are equipped with Double Data Rate (DDR) interfaces. Each address location is associated with two 8-bit words (CY7C1310BV18), 9-bit words (CY7C1910BV18), 18-bit words (CY7C1312BV18), or 36-bit words (CY7C1314BV18) that burst sequentially into or out of the device. Since data is transferred into and out of the device on every rising edge of both input clocks (K and \bar{K} and C and \bar{C}), maximize the memory bandwidth while simplifying system design by eliminating bus “turn-arounds.”


Depth expansion is accomplished with Port Selects for each port. Port selects enable each port to operate independently.

All synchronous inputs pass through input registers controlled by the K or \bar{K} input clocks. All data outputs pass through output registers controlled by the C or \bar{C} (or K or \bar{K} in a single clock domain) input clocks. Writes are conducted with on-chip synchronous self-timed write circuitry.


Logic Block Diagram (CY7C1310BV18)




Logic Block Diagram (CY7C1910BV18)



Logic Block Diagram (CY7C1312BV18)



Logic Block Diagram (CY7C1314BV18)



Pin Configurations

165-Ball FBGA (13 x 15 x 1.4 mm) Pinout

CY7C1310BV18 (2M x 8)

	1	2	3	4	5	6	7	8	9	10	11
A	$\overline{\text{CQ}}$	NC/72M	A	$\overline{\text{WPS}}$	$\overline{\text{NWS}}_1$	$\overline{\text{K}}$	NC/144M	$\overline{\text{RPS}}$	A	NC/36M	CQ
B	NC	NC	NC	A	NC/288M	K	$\overline{\text{NWS}}_0$	A	NC	NC	Q3
C	NC	NC	NC	V_{SS}	A	A	A	V_{SS}	NC	NC	D3
D	NC	D4	NC	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	NC	NC	NC
E	NC	NC	Q4	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC	D2	Q2
F	NC	NC	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	NC
G	NC	D5	Q5	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	NC
H	$\overline{\text{DOFF}}$	V_{REF}	V_{DDQ}	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	V_{DDQ}	V_{REF}	ZQ
J	NC	NC	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	Q1	D1
K	NC	NC	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	NC
L	NC	Q6	D6	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC	NC	Q0
M	NC	NC	NC	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	NC	NC	D0
N	NC	D7	NC	V_{SS}	A	A	A	V_{SS}	NC	NC	NC
P	NC	NC	Q7	A	A	C	A	A	NC	NC	NC
R	TDO	TCK	A	A	A	$\overline{\text{C}}$	A	A	A	TMS	TDI

CY7C1910BV18 (2M x 9)

	1	2	3	4	5	6	7	8	9	10	11
A	$\overline{\text{CQ}}$	NC/72M	A	$\overline{\text{WPS}}$	NC	$\overline{\text{K}}$	NC/144M	$\overline{\text{RPS}}$	A	NC/36M	CQ
B	NC	NC	NC	A	NC/288M	K	$\overline{\text{BWS}}_0$	A	NC	NC	Q4
C	NC	NC	NC	V_{SS}	A	A	A	V_{SS}	NC	NC	D4
D	NC	D5	NC	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	NC	NC	NC
E	NC	NC	Q5	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC	D3	Q3
F	NC	NC	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	NC
G	NC	D6	Q6	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	NC
H	$\overline{\text{DOFF}}$	V_{REF}	V_{DDQ}	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	V_{DDQ}	V_{REF}	ZQ
J	NC	NC	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	Q2	D2
K	NC	NC	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	NC
L	NC	Q7	D7	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC	NC	Q1
M	NC	NC	NC	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	NC	NC	D1
N	NC	D8	NC	V_{SS}	A	A	A	V_{SS}	NC	NC	NC
P	NC	NC	Q8	A	A	C	A	A	NC	D0	Q0
R	TDO	TCK	A	A	A	$\overline{\text{C}}$	A	A	A	TMS	TDI

Pin Configurations (continued)

165-Ball FBGA (13 x 15 x 1.4 mm) Pinout

CY7C1312BV18 (1M x 18)

	1	2	3	4	5	6	7	8	9	10	11
A	$\overline{\text{CQ}}$	NC/144M	NC/36M	$\overline{\text{WPS}}$	$\overline{\text{BWS}}_1$	$\overline{\text{K}}$	NC/288M	$\overline{\text{RPS}}$	A	NC/72M	CQ
B	NC	Q9	D9	A	NC	K	$\overline{\text{BWS}}_0$	A	NC	NC	Q8
C	NC	NC	D10	V_{SS}	A	A	A	V_{SS}	NC	Q7	D8
D	NC	D11	Q10	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	NC	NC	D7
E	NC	NC	Q11	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC	D6	Q6
F	NC	Q12	D12	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	Q5
G	NC	D13	Q13	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	D5
H	$\overline{\text{DOFF}}$	V_{REF}	V_{DDQ}	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	V_{DDQ}	V_{REF}	ZQ
J	NC	NC	D14	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	Q4	D4
K	NC	NC	Q14	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	D3	Q3
L	NC	Q15	D15	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC	NC	Q2
M	NC	NC	D16	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	NC	Q1	D2
N	NC	D17	Q16	V_{SS}	A	A	A	V_{SS}	NC	NC	D1
P	NC	NC	Q17	A	A	C	A	A	NC	D0	Q0
R	TDO	TCK	A	A	A	$\overline{\text{C}}$	A	A	A	TMS	TDI

CY7C1314BV18 (512K x 36)

	1	2	3	4	5	6	7	8	9	10	11
A	$\overline{\text{CQ}}$	NC/288M	NC/72M	$\overline{\text{WPS}}$	$\overline{\text{BWS}}_2$	$\overline{\text{K}}$	$\overline{\text{BWS}}_1$	$\overline{\text{RPS}}$	NC/36M	NC/144M	CQ
B	Q27	Q18	D18	A	$\overline{\text{BWS}}_3$	K	$\overline{\text{BWS}}_0$	A	D17	Q17	Q8
C	D27	Q28	D19	V_{SS}	A	A	A	V_{SS}	D16	Q7	D8
D	D28	D20	Q19	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	Q16	D15	D7
E	Q29	D29	Q20	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	Q15	D6	Q6
F	Q30	Q21	D21	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	D14	Q14	Q5
G	D30	D22	Q22	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	Q13	D13	D5
H	$\overline{\text{DOFF}}$	V_{REF}	V_{DDQ}	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	V_{DDQ}	V_{REF}	ZQ
J	D31	Q31	D23	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	D12	Q4	D4
K	Q32	D32	Q23	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	Q12	D3	Q3
L	Q33	Q24	D24	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	D11	Q11	Q2
M	D33	Q34	D25	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	D10	Q1	D2
N	D34	D26	Q25	V_{SS}	A	A	A	V_{SS}	Q10	D9	D1
P	Q35	D35	Q26	A	A	C	A	A	Q9	D0	Q0
R	TDO	TCK	A	A	A	$\overline{\text{C}}$	A	A	A	TMS	TDI

Pin Definitions

Pin Name	IO	Pin Description
$D_{[x:0]}$	Input-Synchronous	Data Input Signals, sampled on the rising edge of K and \bar{K} clocks during valid write operations. CY7C1310BV18 - $D_{[7:0]}$ CY7C1910BV18 - $D_{[8:0]}$ CY7C1312BV18 - $D_{[17:0]}$ CY7C1314BV18 - $D_{[35:0]}$
\overline{WPS}	Input-Synchronous	Write Port Select, Active LOW. Sampled on the rising edge of the K clock. When asserted active, a write operation is initiated. Deasserting deselects the write port. Deselecting the write port ignores $D_{[x:0]}$.
$\overline{NWS}_0, \overline{NWS}_1$		Nibble Write Select 0, 1 – Active LOW. (CY7C1310BV18 Only) Sampled on the rising edge of the K and \bar{K} clocks during write operations. Used to select which nibble is written into the device during the current portion of the write operations. Nibbles that are not written remain unaltered. \overline{NWS}_0 controls $D_{[3:0]}$ and \overline{NWS}_1 controls $D_{[7:4]}$. All Nibble Write Selects are sampled on the same edge as the data. Deselecting a Nibble Write Select ignores the corresponding nibble of data and is not written into the device.
$\overline{BWS}_0, \overline{BWS}_1, \overline{BWS}_2, \overline{BWS}_3$	Input-Synchronous	Byte Write Select 0, 1, 2 and 3 – Active LOW. Sampled on the rising edge of the K and \bar{K} clocks during write operations. Used to select the byte that is written into the device during the current portion of the write operations. Bytes that are not written remain unaltered. CY7C1910BV18 – \overline{BWS}_0 controls $D_{[8:0]}$ CY7C1312BV18 – \overline{BWS}_0 controls $D_{[8:0]}$, \overline{BWS}_1 controls $D_{[17:9]}$ CY7C1314BV18 – \overline{BWS}_0 controls $D_{[8:0]}$, \overline{BWS}_1 controls $D_{[17:9]}$, \overline{BWS}_2 controls $D_{[26:18]}$ and \overline{BWS}_3 controls $D_{[35:27]}$. All the Byte Write Selects are sampled on the same edge as the data. Deselecting a Byte Write Select ignores the corresponding byte of data and is not written into the device.
A	Input-Synchronous	Address Inputs. Sampled on the rising edge of the K (read address) and \bar{K} (write address) clocks during active read and write operations. These address inputs are multiplexed for both read and write operations. Internally, the device is organized as 2M x 8 (2 arrays each of 1M x 8) for CY7C1310BV18, 2M x 9 (2 arrays each of 1M x 9) for CY7C1910BV18, 1M x 18 (2 arrays each of 512K x 18) for CY7C1312BV18, and 512K x 36 (2 arrays each of 256K x 36) for CY7C1314BV18. Therefore, only 20 address inputs are needed to access the entire memory array of CY7C1310BV18 and CY7C1910BV18, 19 address inputs for CY7C1312BV18, and 18 address inputs for CY7C1314BV18. These inputs are ignored when the appropriate port is deselected.
$Q_{[x:0]}$	Outputs-Synchronous	Data Output signals. These pins drive out the requested data during a read operation. Valid data is driven out on the rising edge of both the C and \bar{C} clocks during read operations or K and \bar{K} when in single clock mode. When the read port is deselected, $Q_{[x:0]}$ are automatically tri-stated. CY7C1310BV18 – $Q_{[7:0]}$ CY7C1910BV18 – $Q_{[8:0]}$ CY7C1312BV18 – $Q_{[17:0]}$ CY7C1314BV18 – $Q_{[35:0]}$
\overline{RPS}	Input-Synchronous	Read Port Select, Active LOW. Sampled on the rising edge of Positive Input Clock (K). When active, a read operation is initiated. Deasserting deselects the read port. When deselected, the pending access is allowed to complete and the output drivers are automatically tri-stated following the next rising edge of the C clock. Each read access consists of a burst of two sequential transfers.
C	Input-Clock	Positive Input Clock for Output Data. C is used in conjunction with \bar{C} to clock out the read data from the device. C and \bar{C} are used together to deskew the flight times of various devices on the board back to the controller. For more information see “Application Example” on page 9.
\bar{C}	Input-Clock	Negative Input Clock for Output Data. \bar{C} is used in conjunction with C to clock out the read data from the device. C and \bar{C} are used together to deskew the flight times of various devices on the board back to the controller. For more information see “Application Example” on page 9.
K	Input-Clock	Positive Input Clock Input. The rising edge of K captures synchronous inputs to the device and drives out data through $Q_{[x:0]}$ when in single clock mode. All accesses are initiated on the rising edge of K.

Pin Definitions (continued)

Pin Name	IO	Pin Description
\bar{K}	Input-Clock	Negative Input Clock Input. \bar{K} captures synchronous inputs presented to the device and drives out data through $Q_{[x:0]}$ when in single clock mode.
CQ	Echo Clock	CQ is referenced with respect to C. This is a free running clock and is synchronized to the input clock for output data (C) of the QDR-II. In the single clock mode, CQ is generated with respect to K. The timings for the echo clocks are shown in the “Switching Characteristics” on page 22.
\bar{CQ}	Echo Clock	\bar{CQ} is referenced with respect to \bar{C}. This is a free running clock and is synchronized to the input clock for output data (\bar{C}) of the QDR-II. In the single clock mode, \bar{CQ} is generated with respect to \bar{K} . The timings for the echo clocks are shown in the “Switching Characteristics” on page 22.
ZQ	Input	Output Impedance Matching Input. This input tunes the device outputs to the system data bus impedance. CQ, \bar{CQ} , and $Q_{[x:0]}$ output impedance are set to $0.2 \times RQ$, where RQ is a resistor connected between ZQ and ground. Alternately, this pin is connected directly to V_{DDQ} , which enables the minimum impedance mode. This pin cannot be connected directly to GND or left unconnected.
\overline{DOFF}	Input	DLL Turn Off, Active LOW. Connecting this pin to ground turns off the DLL inside the device. The timings in the DLL turned off operation is different from those listed in this datasheet.
TDO	Output	TDO for JTAG
TCK	Input	TCK pin for JTAG
TDI	Input	TDI pin for JTAG
TMS	Input	TMS pin for JTAG
NC	N/A	Not connected to the die. It is tied to any voltage level
NC/36M	N/A	Not connected to the die. It is tied to any voltage level
NC/72M	N/A	Not connected to the die. It is tied to any voltage level
NC/144M	N/A	Not connected to the die. It is tied to any voltage level
NC/288M	N/A	Not connected to the die. It is tied to any voltage level
V_{REF}	Input-Reference	Reference Voltage Input. Static input is used to set the reference level for HSTL inputs, Outputs, and AC measurement points
V_{DD}	Power Supply	Power supply inputs to the core of the device
V_{SS}	Ground	Ground for the device
V_{DDQ}	Power Supply	Power supply inputs for the outputs of the device

Functional Overview

The CY7C1310BV18, CY7C1910BV18, CY7C1312BV18, and CY7C1314BV18 are synchronous pipelined Burst SRAMs equipped with both a read port and a write port. The read port is dedicated to read operations and the write port is dedicated to write operations. Data flows into the SRAM through the write port and out through the read port. These devices multiplex the address inputs to minimize the number of address pins required. The QDR-II completely eliminates the need to “turn-around” the data bus by having separate read and write ports. This avoids any possible data contention, and thereby simplifies system design. Each access consists of two 8-bit data transfers in the case of CY7C1310BV18, two 9-bit data transfers in the case of CY7C1910BV18, two 18-bit data transfers in the case of CY7C1312BV18, and two 36-bit data transfers in the case of CY7C1314BV18, in one clock cycle.

Accesses for both ports are initiated on the rising edge of the positive Input Clock (K). All synchronous input timings are referenced from the rising edge of the input clocks (K and \bar{K}) and all output timings are referenced to the rising edge of output clocks (C and \bar{C} or K and \bar{K} when in single clock mode).

All synchronous data inputs ($D_{[x:0]}$) pass through input registers controlled by the input clocks (K and \bar{K}). All synchronous data outputs ($Q_{[x:0]}$) pass through output registers controlled by the rising edge of the output clocks (C and \bar{C} or K and \bar{K} when in single clock mode).

All synchronous control (\overline{RPS} , \overline{WPS} , $\overline{BWS}_{[x:0]}$) inputs pass through input registers controlled by the rising edge of the input clocks (K and \bar{K}).

CY7C1312BV18 is described in the following sections. The same basic descriptions apply to CY7C1310BV18, CY7C1910BV18 and CY7C1314BV18.

Read Operations

The CY7C1312BV18 is organized internally as 2 arrays of 512K x 18. Accesses are completed in a burst of two sequential 18-bit data words. Read operations are initiated by asserting \overline{RPS} active at the rising edge of the Positive Input Clock (K). The address is latched on the rising edge of the K Clock. The address presented to address inputs is stored in the read address register. Following the next K clock rise, the corresponding lowest order 18-bit word of data is driven onto the $Q_{[17:0]}$ using \bar{C} as the output timing reference. On the subsequent rising edge of C, the next 18-bit data word is driven onto the $Q_{[17:0]}$. The requested data is valid 0.45 ns from the rising edge of the output clock (C and \bar{C} or K and \bar{K} when in single clock mode).

Synchronous internal circuitry automatically tri-states the outputs following the next rising edge of the Output Clocks (\bar{C}/\bar{C}). This enables a seamless transition between devices without the insertion of wait states in a depth expanded memory.

Write Operations

Write operations are initiated by asserting \overline{WPS} active at the rising edge of the Positive Input Clock (K). On the same K clock rise, the data presented to $D_{[17:0]}$ is latched and stored into the lower 18-bit Write Data register provided $\overline{BWS}_{[1:0]}$ are both asserted active. On the subsequent rising edge of the Negative Input Clock (\bar{K}), the address is latched and the information presented to $D_{[17:0]}$ is stored into the Write Data register provided

$\overline{BWS}_{[1:0]}$ are both asserted active. The 36-bits of data is then written into the memory array at the specified location. When deselected, the write port ignores all inputs after the pending Write operations are completed.

Byte Write Operations

Byte Write operations are supported by the CY7C1312BV18. A Write operation is initiated as described in the Write Operations section above. The bytes that are written are determined by \overline{BWS}_0 and \overline{BWS}_1 , which are sampled with each 18-bit data word. You can latch and write the data presented into the device by asserting the appropriate Byte Write Select input during the data portion of a Write. Deasserting the Byte Write Select input during the data portion of a write enables the data stored in the device for that byte to remain unaltered. This feature can be used to simplify Read/Modify/Write operations to a Byte Write operation.

Single Clock Mode

The CY7C1312BV18 can be used with a single clock that controls both the input and output registers. In this mode, the device recognizes only a single pair of input clocks (K and \bar{K}) that control both the input and output registers. This operation is identical to the operation if the device had zero skew between the K/ \bar{K} and C/ \bar{C} clocks. All timing parameters remain the same in this mode. To use this mode of operation, the user must tie C and \bar{C} HIGH at power on. This function is a strap option and not alterable during device operation.

Concurrent Transactions

The Read and Write ports on the CY7C1312BV18 operate completely independently of one another. Since each port latches the address inputs on different clock edges, the user can Read or Write to any location, regardless of the transaction on the other port. Also, reads and writes can be started in the same clock cycle. If the ports access the same location at the same time, the SRAM delivers the most recent information associated with the specified address location. This includes forwarding data from a Write cycle that was initiated on the previous K clock rise.

Depth Expansion

The CY7C1312BV18 has a Port Select input for each port. This enables easy depth expansion. Both Port Selects are sampled on the rising edge of the Positive Input Clock only (K). Each port select input can deselect the specified port. Deselecting a port does not affect the other port. All pending transactions (read and write) are completed prior to the device being deselected.

Programmable Impedance

An external resistor, RQ, must be connected between the ZQ pin on the SRAM and V_{SS} to enable the SRAM to adjust its output driver impedance. The value of RQ must be 5x the value of the intended line impedance driven by the SRAM. The allowable range of RQ to guarantee impedance matching with a tolerance of $\pm 15\%$ is between 175 Ω and 350 Ω , with $V_{DDQ} = 1.5V$. The output impedance is adjusted every 1024 cycles upon power up to account for drifts in supply voltage and temperature.

Echo Clocks

Echo clocks are provided on the QDR-II to simplify data capture on high speed systems. Two echo clocks are generated by the

QDR-II. CQ is referenced with respect to C and \overline{CQ} is referenced with respect to \overline{C} . These are free running clocks and are synchronized to the output clock (C/C) of the QDR-II. In the single clock mode, CQ is generated with respect to K and \overline{CQ} is generated with respect to K. The timings for the echo clocks are shown in the [Switching Characteristics](#).

also be reset by slowing or stopping the input clock K and \overline{K} for a minimum of 30 ns. However, it is not necessary to specifically reset the DLL set to lock the DLL to the desired frequency. The DLL automatically locks 1024 clock cycles after a stable clock is presented. The DLL may be disabled by applying ground to the DOFF pin. For information refer to the application note 'DLL Considerations in QDRII/DDRII/QDRII+/DDRII+'.


DLL

These chips use a Delay Lock Loop (DLL) that is designed to function between 80 MHz and the specified maximum clock frequency. During power up, when the DOFF is tied HIGH, the DLL gets locked after 1024 cycles of stable clock. The DLL can

Application Example

Figure 1 shows the use of QDR-II in an application.

Figure 1. Application Example



Truth Table

The truth table for the CY7C1310BV18, CY7C1910BV18, CY7C1312BV18, and CY7C1314BV18 follows.^[1, 2, 3, 4, 5, 6]

Operation	K	$\overline{\text{RPS}}$	$\overline{\text{WPS}}$	DQ	DQ
Write Cycle: Load address on the rising edge of $\overline{\text{K}}$ clock; input write data on K and $\overline{\text{K}}$ rising edges.	L-H	X	L	D(A + 0) at K(t) \uparrow	D(A + 1) at $\overline{\text{K}}$ (t) \uparrow
Read Cycle: Load address on the rising edge of K clock; wait one and a half cycle; read data on C and $\overline{\text{C}}$ rising edges.	L-H	L	X	Q(A + 0) at $\overline{\text{C}}$ (t + 1) \uparrow	Q(A + 1) at C(t + 2) \uparrow
NOP: No Operation	L-H	H	H	D = X Q = High Z	D = X Q = High Z
Standby: Clock Stopped	Stopped	X	X	Previous State	Previous State

Write Cycle Descriptions

The write cycle description table for CY7C1314BV18 and CY7C1910BV18 follows.^[1, 7]

$\overline{\text{BWS}}_0/\overline{\text{NWS}}_0$	$\overline{\text{BWS}}_1/\overline{\text{NWS}}_1$	K	$\overline{\text{K}}$	Comments
L	L	L-H	–	During the data portion of a write sequence: CY7C1310BV18 – both nibbles ($D_{[7:0]}$) are written into the device, CY7C1312BV18 – both bytes ($D_{[17:0]}$) are written into the device.
L	L	–	L-H	During the data portion of a write sequence: CY7C1310BV18 – both nibbles ($D_{[7:0]}$) are written into the device, CY7C1312BV18 – both bytes ($D_{[17:0]}$) are written into the device.
L	H	L-H	–	During the data portion of a write sequence: CY7C1310BV18 – only the lower nibble ($D_{[3:0]}$) is written into the device. $D_{[7:4]}$ remains unaltered, CY7C1312BV18 – only the lower byte ($D_{[8:0]}$) is written into the device. $D_{[17:9]}$ remains unaltered.
L	H	–	L-H	During the data portion of a write sequence: CY7C1310BV18 – only the lower nibble ($D_{[3:0]}$) is written into the device. $D_{[7:4]}$ remains unaltered, CY7C1312BV18 – only the lower byte ($D_{[8:0]}$) is written into the device. $D_{[17:9]}$ remains unaltered.
H	L	L-H	–	During the data portion of a write sequence: CY7C1310BV18 – only the upper nibble ($D_{[7:4]}$) is written into the device. $D_{[3:0]}$ remains unaltered, CY7C1312BV18 – only the upper byte ($D_{[17:9]}$) is written into the device. $D_{[8:0]}$ remains unaltered.
H	L	–	L-H	During the data portion of a write sequence: CY7C1310BV18 – only the upper nibble ($D_{[7:4]}$) is written into the device. $D_{[3:0]}$ remains unaltered, CY7C1312BV18 – only the upper byte ($D_{[17:9]}$) is written into the device. $D_{[8:0]}$ remains unaltered.
H	H	L-H	–	No data is written into the devices during this portion of a write operation.
H	H	–	L-H	No data is written into the devices during this portion of a write operation.

Notes

1. X = "Don't Care," H = Logic HIGH, L = Logic LOW, \uparrow represents rising edge.
2. Device powers up deselected and the outputs in a tri-state condition.
3. "A" represents address location latched by the devices when transaction was initiated. A + 0 and A + 1 represent the internal address sequence in the burst.
4. "t" represents the cycle at which a read/write operation is started. t + 1 and t + 2 are the first and second clock cycles respectively succeeding the "t" clock cycle.
5. Data inputs are registered at K and $\overline{\text{K}}$ rising edges. Data outputs are delivered on C and $\overline{\text{C}}$ rising edges, except when in single clock mode.
6. It is recommended that K = $\overline{\text{K}}$ and C = $\overline{\text{C}}$ = HIGH when clock is stopped. This is not essential, but permits most rapid restart by overcoming transmission line charging symmetrically.
7. Assumes a write cycle was initiated per the Write Port Cycle Description Truth Table. $\overline{\text{NWS}}_0$, $\overline{\text{NWS}}_1$, $\overline{\text{BWS}}_0$, $\overline{\text{BWS}}_1$, $\overline{\text{BWS}}_2$ and $\overline{\text{BWS}}_3$ can be altered on different portions of a write cycle, as long as the setup and hold requirements are achieved.

The write cycle description table for CY7C1910BV18 follows.^[1, 7]

\overline{BWS}_0	K	\overline{K}	Comments
L	L-H	–	During the data portion of a Write sequence: CY7C1910BV18 – the single byte ($D_{[8:0]}$) is written into the device
L	–	L-H	During the data portion of a Write sequence: CY7C1910BV18 – the single byte ($D_{[8:0]}$) is written into the device,
H	L-H	–	No data is written into the devices during this portion of a Write operation.
H	–	L-H	No data is written into the devices during this portion of a Write operation.

The write cycle description table for CY7C1314BV18 follows. ^[1, 7]

\overline{BWS}_0	\overline{BWS}_1	\overline{BWS}_2	\overline{BWS}_3	K	\overline{K}	Comments
L	L	L	L	L-H	-	During the data portion of a write sequence, all four bytes ($D_{[35:0]}$) are written into the device.
L	L	L	L	-	L-H	During the data portion of a write sequence, all four bytes ($D_{[35:0]}$) are written into the device.
L	H	H	H	L-H	-	During the data portion of a write sequence, only the lower byte ($D_{[8:0]}$) is written into the device. $D_{[35:9]}$ remains unaltered.
L	H	H	H	-	L-H	During the data portion of a write sequence, only the lower byte ($D_{[8:0]}$) is written into the device. $D_{[35:9]}$ remains unaltered.
H	L	H	H	L-H	-	During the data portion of a write sequence, only the byte ($D_{[17:9]}$) is written into the device. $D_{[8:0]}$ and $D_{[35:18]}$ remains unaltered.
H	L	H	H	-	L-H	During the data portion of a write sequence, only the byte ($D_{[17:9]}$) is written into the device. $D_{[8:0]}$ and $D_{[35:18]}$ remains unaltered.
H	H	L	H	L-H	-	During the data portion of a write sequence, only the byte ($D_{[26:18]}$) is written into the device. $D_{[17:0]}$ and $D_{[35:27]}$ remains unaltered.
H	H	L	H	-	L-H	During the data portion of a write sequence, only the byte ($D_{[26:18]}$) is written into the device. $D_{[17:0]}$ and $D_{[35:27]}$ remains unaltered.
H	H	H	L	L-H		During the data portion of a write sequence, only the byte ($D_{[35:27]}$) is written into the device. $D_{[26:0]}$ remains unaltered.
H	H	H	L	-	L-H	During the data portion of a write sequence, only the byte ($D_{[35:27]}$) is written into the device. $D_{[26:0]}$ remains unaltered.
H	H	H	H	L-H	-	No data is written into the device during this portion of a write operation.
H	H	H	H	-	L-H	No data is written into the device during this portion of a write operation.

IEEE 1149.1 Serial Boundary Scan (JTAG)

These SRAMs incorporate a serial boundary scan test access port (TAP) in the FBGA package. This part is fully compliant with IEEE Standard #1149.1-2001. The TAP operates using JEDEC standard 1.8V IO logic levels.

Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (V_{SS}) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to V_{DD} through a pull up resistor. TDO should be left unconnected. Upon power up, the device comes up in a reset state and does not interfere with the operation of the device.

Test Access Port—Test Clock

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

Test Mode Select

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this pin unconnected if the TAP is not used. The pin is pulled up internally, resulting in a logic HIGH level.

Test Data-In (TDI)

The TDI pin is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see the [TAP Controller State Diagram](#) on page 14. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) on any register.

Test Data-Out (TDO)

The TDO output pin is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine (see [Instruction Codes](#) on page 17). The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register.

Performing a TAP Reset

A Reset is performed by forcing TMS HIGH (V_{DD}) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating. At power up, the TAP is reset internally to ensure that TDO comes up in a high Z state.

TAP Registers

Data is scanned into and out of the SRAM test circuitry by registers that are connected between the TDI and TDO pins. Only one register can be selected at a time through the instruction registers. Data is serially loaded into the TDI pin on the rising edge of TCK. Data is output on the TDO pin on the falling edge of TCK.

Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO pins as shown in [TAP Controller Block Diagram](#) on page 15. Upon power up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture IR state, the two least significant bits are loaded with a binary "01" pattern to enable fault isolation of the board level serial test path.

Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single bit register that can be placed between TDI and TDO pins. This enables shifting of data through the SRAM with minimal delay. The bypass register is set LOW (V_{SS}) when the BYPASS instruction is executed.

Boundary Scan Register

The boundary scan register is connected to all of the input and output pins on the SRAM. Several no connect (NC) pins are also included in the scan register to reserve pins for higher density devices.

The boundary scan register is loaded with the contents of the RAM Input and Output ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO pins when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the Input and Output ring.

The [Boundary Scan Order](#) on page 18 show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the [Identification Register Definitions](#) on page 17.

TAP Instruction Set

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in the Instruction Code table. Three of these instructions are listed as RESERVED and should not be used. The other five instructions are described in detail below.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO pins. Once it is shifted in, the TAP controller is moved into the Update-IR state to execute the instruction.

IDCODE

A vendor specific 32-bit code is loaded into the instruction register by the IDCODE instruction. It also places the instruction register between the TDI and TDO pins and the IDCODE is shifted out of the device when the TAP controller enters the Shift-DR state. The IDCODE instruction is loaded into the instruction register upon power up or whenever the TAP controller is given a test logic reset state.

SAMPLE Z

The SAMPLE Z instruction is connected between the TDI and TDO pins by the boundary scan register when the TAP controller is in a Shift-DR state. The SAMPLE Z command puts the output bus into a High Z state until the next command is given during the "Update IR" state.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output undergoes a transition. The TAP may then try to capture a signal while in transition (metastable state). This does not harm the device, but there is no guarantee as to the value that is captured. Repeatable results may not be possible.

To guarantee that the boundary scan register captures the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold times (t_{CS} and t_{CH}). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and \overline{CK} captured in the boundary scan register.

Once the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

An initial data pattern is placed by PRELOAD at the latched parallel outputs of the boundary scan register cells prior to the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required—that is, while data captured is shifted out, the preloaded data can be shifted in.

BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

EXTEST

The EXTEST instruction drives out the preloaded data through the system output pins. This instruction also selects the boundary scan register that is connected for serial access between the TDI and TDO in the shift-DR controller state.

EXTEST OUTPUT BUS TRI-STATE

IEEE Standard 1149.1 mandates that the TAP controller be able to put the output bus into a tri-state mode.

The boundary scan register has a special bit located at bit #47. When this scan cell, called the "extest output bus tri-state," is latched into the preload register during the "Update-DR" state in the TAP controller, it directly controls the state of the output (Q-bus) pins, when the EXTEST is entered as the current instruction. When HIGH, it enables the output buffers to drive the output bus. When LOW, this bit places the output bus into a High Z condition.


This bit can be set by entering the SAMPLE/PRELOAD or EXTEST command, and then shifting the desired bit into that cell, during the "Shift-DR" state. During "Update-DR", the value loaded into that shift-register cell latches into the preload register. When the EXTEST instruction is entered, this bit directly controls the output Q-bus pins. Note that this bit is pre-set LOW to enable the output when the device is powered-up, and also when the TAP controller is in the "Test-Logic-Reset" state.

Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.

TAP Controller State Diagram


The tap controller state diagram for the CY7C1310BV18, CY7C1910BV18, CY7C1312BV18 and CY7C1314BV18 follows.^[8]



Note

8. The 0/1 next to each state represents the value at TMS at the rising edge of TCK

TAP Controller Block Diagram



TAP Electrical Characteristics

Over the operating range [9, 10, 11]

Parameter	Description	Test Conditions	Min	Max	Unit
V _{OH1}	Output HIGH Voltage	I _{OH} = -2.0 mA	1.4		V
V _{OH2}	Output HIGH Voltage	I _{OH} = -100 μA	1.6		V
V _{OL1}	Output LOW Voltage	I _{OL} = 2.0 mA		0.4	V
V _{OL2}	Output LOW Voltage	I _{OL} = 100 μA		0.2	V
V _{IH}	Input HIGH Voltage		0.65V _{DD}	V _{DD} + 0.3	V
V _{IL}	Input LOW Voltage		-0.3	0.35V _{DD}	V
I _X	Input and Output Load Current	GND ≤ V _I ≤ V _{DD}	-5	5	μA

Notes

9. These characteristics pertain to the TAP inputs (TMS, TCK, TDI and TDO). Parallel load levels are specified in the [Electrical Characteristics](#) table.
10. Overshoot: V_{IH(AC)} < V_{DD0} + 0.85V (Pulse width less than t_{CYC/2}), Undershoot: V_{IL(AC)} > -1.5V (Pulse width less than t_{CYC/2}).
11. All voltage referenced to Ground.


TAP AC Switching Characteristics

Over the operating range ^[12, 13]

Parameter	Description	Min	Max	Unit
t_{TCYC}	TCK Clock Cycle Time	50		ns
t_{TF}	TCK Clock Frequency		20	MHz
t_{TH}	TCK Clock HIGH	20		ns
t_{TL}	TCK Clock LOW	20		ns
Setup Times				
t_{TMSS}	TMS Setup to TCK Clock Rise	5		ns
t_{TDIS}	TDI Setup to TCK Clock Rise	5		ns
t_{CS}	Capture Setup to TCK Rise	5		ns
Hold Times				
t_{TMSH}	TMS Hold after TCK Clock Rise	5		ns
t_{TDIH}	TDI Hold after Clock Rise	5		ns
t_{CH}	Capture Hold after Clock Rise	5		ns
Output Times				
t_{TDOV}	TCK Clock LOW to TDO Valid		10	ns
t_{TDOX}	TCK Clock LOW to TDO Invalid	0		ns

TAP Timing and Test Conditions

The tap timing and test conditions for CY7C1310BV18, CY7C1910BV18, CY7C1312BV18 and CY7C1314BV18 follows.^[12]



Notes

12. Test conditions are specified using the load in TAP AC test conditions. $t_R/t_F = 1$ ns.

13. t_{CS} and t_{CH} refer to the set up and hold time requirements of latching data from the boundary scan register

Identification Register Definitions

Instruction Field	Value				Description
	CY7C1310BV18	CY7C1910BV18	CY7C1312BV18	CY7C1314BV18	
Revision Number (31:29)	000	000	000	000	Version number.
Cypress Device ID (28:12)	11010011010000101	11010011010001101	11010011010010101	11010011010100101	Defines the type of SRAM.
Cypress JEDEC ID (11:1)	00000110100	00000110100	00000110100	00000110100	Unique identification of SRAM vendor.
ID Register Presence (0)	1	1	1	1	Indicates the presence of an ID register.

Scan Register Sizes

Register Name	Bit Size
Instruction	3
Bypass	1
ID	32
Boundary Scan Cells	107

Instruction Codes

Instruction	Code	Description
EXTEST	000	Captures the Input or Output ring contents.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operation.
SAMPLE Z	010	Captures the Input or Output contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures the Input or Output ring contents. Places the boundary scan register between TDI and TDO. Does not affect the SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operation.

Boundary Scan Order

Bit #	Bump ID
0	6R
1	6P
2	6N
3	7P
4	7N
5	7R
6	8R
7	8P
8	9R
9	11P
10	10P
11	10N
12	9P
13	10M
14	11N
15	9M
16	9N
17	11L
18	11M
19	9L
20	10L
21	11K
22	10K
23	9J
24	9K
25	10J
26	11J

Bit #	Bump ID
27	11H
28	10G
29	9G
30	11F
31	11G
32	9F
33	10F
34	11E
35	10E
36	10D
37	9E
38	10C
39	11D
40	9C
41	9D
42	11B
43	11C
44	9B
45	10B
46	11A
47	Internal
48	9A
49	8B
50	7C
51	6C
52	8A
53	7A

Bit #	Bump ID
54	7B
55	6B
56	6A
57	5B
58	5A
59	4A
60	5C
61	4B
62	3A
63	1H
64	1A
65	2B
66	3B
67	1C
68	1B
69	3D
70	3C
71	1D
72	2C
73	3E
74	2D
75	2E
76	1E
77	2F
78	3F
79	1G
80	1F

Bit #	Bump ID
81	3G
82	2G
83	1J
84	2J
85	3K
86	3J
87	2K
88	1K
89	2L
90	3L
91	1M
92	1L
93	3N
94	3M
95	1N
96	2M
97	3P
98	2N
99	2P
100	1P
101	3R
102	4R
103	4P
104	5P
105	5N
106	5R

Power Up Sequence in QDR-II SRAM

QDR-II SRAMs must be powered up and initialized in a predefined manner to prevent undefined operations. During Power Up, when the $\overline{\text{DOFF}}$ is tied HIGH, the DLL gets locked after 1024 cycles of stable clock. It is recommended that the $\overline{\text{DOFF}}$ pin be pulled HIGH via a pull up resistor of 1 Kohm.

Power Up Sequence


- Apply power and drive $\overline{\text{DOFF}}$ LOW (All other inputs can be HIGH or LOW)
 - Apply V_{DD} before V_{DDQ}

- Apply V_{DDQ} before V_{REF} or at the same time as V_{REF}
- After the power and clock ($\text{K}, \overline{\text{K}}, \text{C}, \overline{\text{C}}$) are stable take $\overline{\text{DOFF}}$ HIGH
- The additional 1024 cycles of clocks are required for the DLL to lock

DLL Constraints

- DLL uses either K or C clock as its synchronizing input. The input should have low phase jitter, which is specified as $t_{\text{KC}} \text{ Var}$
- The DLL functions at frequencies down to 80 MHz
- If the input clock is unstable and the DLL is enabled, then the DLL may lock to an incorrect frequency, causing unstable SRAM behavior

Power Up Waveforms



Maximum Ratings

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	-55°C to +125°C
Supply Voltage on V _{DD} Relative to GND	-0.5V to +2.9V
Supply Voltage on V _{DDQ} Relative to GND	-0.5V to +V _{DD}
DC Voltage Applied to Outputs in High Z State	-0.5V to V _{DDQ} + 0.3V

DC Input Voltage ^[10]	-0.5V to V _{DD} + 0.3V
Current into Outputs (LOW)	20 mA
Static Discharge Voltage.....	> 2001V (MIL-STD-883, Method 3015)
Latch up Current.....	> 200 mA

Operating Range

Range	Ambient Temperature (T _A)	V _{DD} ^[16]	V _{DDQ} ^[16]
Commercial	0°C to +70°C	1.8 ± 0.1 V	1.4V to V _{DD}
Industrial	-40°C to +85°C		

Electrical Characteristics

Over the operating range ^[11, 16]

DC Electrical Characteristics Over the Operating Range						
Parameter	Description	Test Conditions	Min	Typ.	Max	Unit
V _{DD}	Power Supply Voltage		1.7	1.8	1.9	V
V _{DDQ}	I/O Supply Voltage		1.4	1.5	V _{DD}	V
V _{OH}	Output HIGH Voltage	Note 14	V _{DDQ} /2 - 0.12		V _{DDQ} /2 + 0.12	V
V _{OL}	Output LOW Voltage	Note 15	V _{DDQ} /2 - 0.12		V _{DDQ} /2 + 0.12	V
V _{OH(LOW)}	Output HIGH Voltage	I _{OH} = -0.1 mA, Nominal Impedance	V _{DDQ} - 0.2		V _{DDQ}	V
V _{OL(LOW)}	Output LOW Voltage	I _{OL} = 0.1 mA, Nominal Impedance	V _{SS}		0.2	V
V _{IH}	Input HIGH Voltage ^[10]		V _{REF} + 0.1		V _{DDQ} +0.3	V
V _{IL}	Input LOW Voltage ^[10]		-0.3		V _{REF} - 0.1	V
I _X	Input Leakage Current	GND ≤ V _I ≤ V _{DDQ}	-5		5	μA
I _{OZ}	Output Leakage Current	GND ≤ V _I ≤ V _{DDQ} , Output Disabled	-5		5	μA
V _{REF}	Input Reference Voltage ^[17]	Typical Value = 0.75V	0.68	0.75	0.95	V
I _{DD}	V _{DD} Operating Supply	V _{DD} = Max., I _{OUT} = 0 mA, f = f _{MAX} = 1/t _{CYC}	167 MHz		500	mA
			200 MHz		550	mA
			250 MHz		600	mA
I _{SB1}	Automatic Power down Current	Max. V _{DD} , Both Ports Deselected, V _{IN} ≥ V _{IH} or V _{IN} ≤ V _{IL} f = f _{MAX} = 1/t _{CYC} , Inputs Static	167 MHz		240	mA
			200 MHz		260	mA
			250 MHz		280	mA

AC Input Requirements Over the Operating Range

Parameter	Description	Test Conditions	Min	Typ	Max	Unit
V _{IH}	Input HIGH Voltage		V _{REF} + 0.2	-	-	V
V _{IL}	Input LOW Voltage		-	-	V _{REF} - 0.2	V

Notes

14. Output are impedance controlled. I_{OH} = -(V_{DDQ}/2)/(RQ/5) for values of 175Ω ≤ RQ ≤ 350Ωs.
15. Output are impedance controlled. I_{OL} = (V_{DDQ}/2)/(RQ/5) for values of 175Ω ≤ RQ ≤ 350Ω.
16. Power up: Assumes a linear ramp from 0V to V_{DD}(min.) within 200 ms. During this time V_{IH} < V_{DD} and V_{DDQ} ≤ V_{DD}.
17. V_{REF} (Min) = 0.68V or 0.46V_{DDQ}, whichever is larger, V_{REF} (Max) = 0.95V or 0.54V_{DDQ}, whichever is smaller.

Capacitance

Tested initially and after any design or process change that may affect these parameters.


Parameter	Description	Test Conditions	Max	Unit
C_{IN}	Input Capacitance	$T_A = 25^\circ\text{C}$, $f = 1\text{ MHz}$, $V_{DD} = 1.8\text{V}$ $V_{DDQ} = 1.5\text{V}$	5	pF
C_{CLK}	Clock Input Capacitance		6	pF
C_O	Output Capacitance		7	pF

Thermal Resistance

Tested initially and after any design or process change that may affect these parameters.

Parameter	Description	Test Conditions	165 FBGA Package	Unit
Θ_{JA}	Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, per EIA/JESD51.	28.51	$^\circ\text{C/W}$
Θ_{JC}	Thermal Resistance (Junction to Case)		5.91	$^\circ\text{C/W}$

AC Test Loads and Waveforms



Note

18. Unless otherwise noted, test conditions assume signal transition time of 2V/ns, timing reference levels of 0.75V, $V_{ref} = 0.75\text{V}$, $R_Q = 250\Omega$, $V_{DDQ} = 1.5\text{V}$, input pulse levels of 0.25V to 1.25V, and output loading of the specified I_{OL}/I_{OH} and load capacitance shown in (a) of AC Test Loads.

Switching Characteristics

 Over the operating range ^[18, 19]

Cypress Parameter	Consortium Parameter	Description	250 MHz		200 MHz		167 MHz		Unit
			Min	Max	Min	Max	Min	Max	
t _{POWER}	t _{KHKH}	V _{DD} (Typical) to the first Access ^[20]	1		1		1		ms
t _{CYC}	t _{KHKL}	K Clock and C Clock Cycle Time	4.0	6.3	5.0	7.9	6.0	7.9	ns
t _{KH}	t _{KLKH}	Input Clock (K/ \bar{K} and C/ \bar{C}) HIGH	1.6	–	2.0	–	2.4	–	ns
t _{KL}	t _{KH\bar{K}H}	Input Clock (K/ \bar{K} and C/ \bar{C}) LOW	1.6	–	2.0	–	2.4	–	ns
t _{KH\bar{K}H}	t _{KHCH}	K Clock Rise to K Clock Rise and C to \bar{C} Rise (rising edge to rising edge)	1.8	–	2.2	–	2.7	–	ns
t _{KHCH}	t _{KHKH}	K/ \bar{K} Clock Rise to C/ \bar{C} Clock Rise (rising edge to rising edge)	0.0	1.8	0.0	2.2	0.0	2.7	ns
Setup Times									
t _{SA}	t _{AVKH}	Address Setup to K Clock Rise	0.35	–	0.4	–	0.5	–	ns
t _{SC}	t _{IVKH}	Control Setup to K Clock Rise (\overline{RPS} , \overline{WPS})	0.35	–	0.4	–	0.5	–	ns
t _{SCDDR}	t _{IVKH}	Double Data Rate Control Setup to Clock (K/ \bar{K}) Rise (BWS ₀ , BWS ₁ , BWS ₃ , BWS ₄)	0.35	–	0.4	–	0.5	–	ns
t _{SD} ^[21]	t _{DVKH}	D _[X:0] Setup to Clock (K/ \bar{K}) Rise	0.35	–	0.4	–	0.5	–	ns
Hold Times									
t _{HA}	t _{KHAX}	Address Hold after K Clock Rise	0.35	–	0.4	–	0.5	–	ns
t _{HC}	t _{KHIX}	Control Hold after K Clock Rise (\overline{RPS} , \overline{WPS})	0.35	–	0.4	–	0.5	–	ns
t _{HCDDR}	t _{KHIX}	Double Data Rate Control Hold after Clock (K/ \bar{K}) Rise (BWS ₀ , BWS ₁ , BWS ₃ , BWS ₄)	0.35	–	0.4	–	0.5	–	ns
t _{HD}	t _{KHDX}	D _[X:0] Hold after Clock (K/ \bar{K}) Rise	0.35	–	0.4	–	0.5	–	ns
Output Times									
t _{CO}	t _{CHQV}	C/ \bar{C} Clock Rise (or K/ \bar{K} in Single Clock Mode) to Data Valid	–	0.45	–	0.45	–	0.50	ns
t _{DOH}	t _{CHQX}	Data Output Hold after Output C/ \bar{C} Clock Rise (Active to Active)	–0.45	–	–0.45	–	–0.50	–	ns
t _{CCQO}	t _{CHCQV}	C/ \bar{C} Clock Rise to Echo Clock Valid	–	0.45	–	0.45	–	0.50	ns
t _{CQOH}	t _{CHCQX}	Echo Clock Hold after C/ \bar{C} Clock Rise	–0.45	–	–0.45	–	–0.50	–	ns
t _{CQD}	t _{CQHCV}	Echo Clock High to Data Valid	–	0.30	–	0.35	–	0.40	ns
t _{CQDOH}	t _{CQHCV}	Echo Clock High to Data Invalid	–0.30	–	–0.35	–	–0.40	–	ns
t _{CHZ}	t _{CHQZ}	Clock (C/ \bar{C}) Rise to High Z (Active to High Z) ^[22, 23]	–	0.45	–	0.45	–	0.50	ns
t _{CLZ}	t _{CHQX1}	Clock (C/ \bar{C}) Rise to Low Z ^[22,23]	–0.45	–	–0.45	–	–0.50	–	ns
DLL Timing									
t _{KC Var}	t _{KC Var}	Clock Phase Jitter	–	0.20	–	0.20	–	0.20	ns
t _{KC lock}	t _{KC lock}	DLL Lock Time (K, C)	1024	–	1024	–	1024	–	cycles
t _{KC Reset}	t _{KC Reset}	K Static to DLL Reset	30	–	30	–	30	–	ns

Notes

19. All devices can operate at clock frequencies as low as 119 MHz. When a part with a maximum frequency above 133 MHz is operating at a lower clock frequency, it requires the input timings of the frequency range in which it is being operated and outputs data with the output timings of that frequency range.

20. This part has a voltage regulator internally; t_{POWER} is the time that the power needs is supplied above V_{DD} minimum initially before a read or write operation can be initiated.

21. For D2 data signal on CY7C1910BV18 device, t_{SD} is 0.5 ns for 200 MHz, and 250 MHz frequencies.


22. t_{CHZ}, t_{CLZ}, are specified with a load capacitance of 5 pF as in (b) of AC Test Loads. Transition is measured ± 100 mV from steady-state voltage.

23. At any voltage and temperature t_{CHZ} is less than t_{CLZ} and t_{CHZ} less than t_{CO}.

Switching Waveform

Figure 2 shows the read, write, and deselect sequence.^[24, 25, 26]

Figure 2. Read/Write/Deselect Sequence



Notes

24. Q00 refers to output from address A0. Q01 refers to output from the next internal burst address following A0, that is, A0 + 1.

25. Output are disabled (High Z) one clock cycle after a NOP.

26. In this example, if address A2 = A1, then data Q20 = D10 and Q21 = D11. Write data is forwarded immediately as read results. This note applies to the whole diagram.

Ordering Information

Not all of the speed, package and temperature ranges are available. Please contact your local sales representative or visit www.cypress.com for actual products offered

Speed (MHz)	Ordering Code	Package Diagram	Package Type	Operating Range
250	CY7C1310BV18-250BZC	51-85180	165-Ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm)	Commercial
	CY7C1910BV18-250BZC			
	CY7C1312BV18-250BZC			
	CY7C1314BV18-250BZC			
	CY7C1310BV18-250BZXC	51-85180	165-Ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Free	
	CY7C1910BV18-250BZXC			
	CY7C1312BV18-250BZXC			
	CY7C1314BV18-250BZXC			
	CY7C1310BV18-250BZI	51-85180	165-Ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm)	Industrial
	CY7C1910BV18-250BZI			
	CY7C1312BV18-250BZI			
	CY7C1314BV18-250BZI			
	CY7C1310BV18-250BZXI	51-85180	165-Ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Free	
	CY7C1910BV18-250BZXI			
	CY7C1312BV18-250BZXI			
	CY7C1314BV18-250BZXI			
200	CY7C1310BV18-200BZC	51-85180	165-Ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm)	Commercial
	CY7C1910BV18-200BZC			
	CY7C1312BV18-200BZC			
	CY7C1314BV18-200BZC			
	CY7C1310BV18-200BZXC	51-85180	165-Ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Free	
	CY7C1910BV18-200BZXC			
	CY7C1312BV18-200BZXC			
	CY7C1314BV18-200BZXC			
	CY7C1310BV18-200BZI	51-85180	165-Ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm)	Industrial
	CY7C1910BV18-200BZI			
	CY7C1312BV18-200BZI			
	CY7C1314BV18-200BZI			
	CY7C1310BV18-200BZXI	51-85180	165-Ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Free	
	CY7C1910BV18-200BZXI			
	CY7C1312BV18-200BZXI			
	CY7C1314BV18-200BZXI			


Ordering Information (continued)

Not all of the speed, package and temperature ranges are available. Please contact your local sales representative or visit www.cypress.com for actual products offered

Speed (MHz)	Ordering Code	Package Diagram	Package Type	Operating Range
167	CY7C1310BV18-167BZC	51-85180	165-Ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm)	Commercial
	CY7C1910BV18-167BZC			
	CY7C1312BV18-167BZC			
	CY7C1314BV18-167BZC			
	CY7C1310BV18-167BZXC	51-85180	165-Ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Free	
	CY7C1910BV18-167BZXC			
	CY7C1312BV18-167BZXC			
	CY7C1314BV18-167BZXC			
	CY7C1310BV18-167BZI	51-85180	165-Ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm)	Industrial
	CY7C1910BV18-167BZI			
	CY7C1312BV18-167BZI			
	CY7C1314BV18-167BZI			
	CY7C1310BV18-167BZXI	51-85180	165-Ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Free	
	CY7C1910BV18-167BZXI			
	CY7C1312BV18-167BZXI			
	CY7C1314BV18-167BZXI			

Package Diagram

Figure 3. 165-Ball FBGA (13 x 15 x 1.4 mm) (51-85180)



51-85180-*A

Document History Page

Document Title: CY7C1310BV18/CY7C1910BV18/CY7C1312BV18/CY7C1314BV18, 18-Mbit QDR™-II SRAM 2 Word Burst Architecture Document Number: 38-05619				
REV.	ECN No.	Issue Date	Orig. of Change	Description of Change
**	252474	See ECN	SYT	New datasheet
*A	325581	See ECN	SYT	Removed CY7C1910BV18 from the title Included 300 MHz Speed Bin Added Industrial Temperature Grade Replaced TBDs for I_{DD} and I_{SB1} specifications Replaced the TBDs on the Thermal Characteristics Table to $\Theta_{JA} = 28.51^{\circ}\text{C/W}$ and $\Theta_{JC} = 5.91^{\circ}\text{C/W}$ Replaced TBDs in the Capacitance Table for the 165 FBGA Package Changed the package diagram from BB165E (15 x 17 x 1.4 mm) to BB165D (13 x 15 x 1.4 mm) Added Pb-Free Product Information Updated the Ordering Information by Shading and Unshading MPNs as per availability
*B	413997	See ECN	NXR	Converted from Preliminary to Final Added CY7C1910BV18 part number to the title Removed 300MHz Speed Bin Changed address of Cypress Semiconductor Corporation on Page# 1 from "3901 North First Street" to "198 Champion Court" Changed C/C Pin Description in the features section and Pin Description Corrected Typo in Identification Register Definitions for CY7C1910BV18 on page# 16 Added power up sequence details and waveforms Added foot notes #15, 16, and 17 on page# 18 Replaced Three state with Tri-state Changed the description of I_X from Input Load Current to Input Leakage Current on page# 13 Modified the I_{DD} and I_{SB} values Modified test condition in Footnote #20 on page# 19 from $V_{DDQ} < V_{DD}$ to $V_{DDQ} \leq V_{DD}$ Replaced Package Name column with Package Diagram in the Ordering Information table Updated Ordering Information Table
*C	423334	See ECN	NXR	Changed the IEEE Standard # 1149.1-1900 to 1149.1-2001 Changed the Minimum Value of t_{SC} and t_{HC} from 0.5ns to 0.35ns for 250 MHz and 0.6 ns to 0.4 ns for 200 MHz speed bins Changed the description of t_{SA} from K Clock Rise to Clock (K/ \bar{K}) Rise Changed the description of t_{SC} and t_{HC} from Clock (K and \bar{K}) Rise to K Clock Rise
*D	472384	See ECN	NXR	Modified the ZQ Definition from Alternately, this pin is connected directly to V_{DD} to Alternately, this pin is connected directly to V_{DDQ} Changed the IEEE Standard # from 1149.1-2001 to 1149.1-1900 Included Maximum Ratings for Supply Voltage on V_{DDQ} Relative to GND Changed the Maximum Ratings for DC Input Voltage from V_{DDQ} to V_{DD} Changed t_{TH} and t_{TL} from 40 ns to 20 ns, changed t_{TMSS} , t_{TDIS} , t_{CS} , t_{TMSH} , t_{TDIH} , t_{CH} from 10 ns to 5 ns and changed t_{TDOV} from 20 ns to 10 ns in Tap Switching Characteristics. Modified Power Up waveform Changed the Maximum rating of Ambient Temperature with Power Applied from -10°C to $+85^{\circ}\text{C}$ to -55°C to $+125^{\circ}\text{C}$ Added additional notes in the AC parameter section Modified AC Switching Waveform Corrected the typo In the Tap Switching Characteristics. Updated the Ordering Information Table



CY7C1310BV18
CY7C1910BV18
CY7C1312BV18
CY7C1314BV18

Document Title: CY7C1310BV18/CY7C1910BV18/CY7C1312BV18/CY7C1314BV18, 18-Mbit QDR™-II SRAM 2 Word Burst Architecture
Document Number: 38-05619

*E	1274723	See ECN	VKN	Corrected typo in the JTAG ID code for CY7C1910BV18
----	---------	---------	-----	---

© Cypress Semiconductor Corporation, 2004-2007. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.