BFG520; BFG520/X; BFG520/XR

NPN 9 GHz wideband transistor

Rev. 04 — 23 November 2007

Product data sheet

IMPORTANT NOTICE

Dear customer,

As from October 1st, 2006 Philips Semiconductors has a new trade name

- NXP Semiconductors, which will be used in future data sheets together with new contact details.

In data sheets where the previous Philips references remain, please use the new links as shown below.

http://www.philips.semiconductors.com use http://www.nxp.com

http://www.semiconductors.philips.com use http://www.nxp.com (Internet)

sales.addresses@www.semiconductors.philips.com use salesaddresses@nxp.com (email)

The copyright notice at the bottom of each page (or elsewhere in the document, depending on the version)

- © Koninklijke Philips Electronics N.V. (year). All rights reserved is replaced with:
- © NXP B.V. (year). All rights reserved. -

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or phone (details via salesaddresses@nxp.com). Thank you for your cooperation and understanding,

NXP Semiconductors



NPN 9 GHz wideband transistor

BFG520; BFG520/X; BFG520/XR

FEATURES

- High power gain
- Low noise figure
- · High transition frequency
- Gold metallization ensures excellent reliability.


DESCRIPTION


NPN silicon planar epitaxial transistors, intended for applications in the RF frontend in the GHz range, such as analog and digital cellular telephones, cordless telephones (CT1, CT2, DECT, etc.), radar detectors, pagers and satellite TV tuners (SATV) and repeater amplifiers in fibre-optic systems.

The transistors are encapsulated in 4-pin, dual-emitter plastic SOT143 and SOT143R envelopes.

PINNING

PIN	DESCRIPTION					
BFG	520 (Fig.1) Code: %MF					
1	collector					
2	base					
3	emitter					
4	emitter					
BFG5	20/X (Fig.1) Code: %ML					
1	collector					
2	emitter					
3	base					
4	emitter					
BFG52	20/XR (Fig.2) Code: %MP					
1	collector					
2	emitter					
3	base					
4	emitter					





QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{CBO}	collector-base voltage	open emitter	-	_	20	V
V _{CEO}	collector-emitter voltage	open base	_	_	15	V
I _c	DC collector current		_	-	70	mA
P _{tot}	total power dissipation	up to T _s = 88 °C; note 1	_	_	300	mW
h _{FE}	DC current gain	$I_C = 20 \text{ mA}; V_{CE} = 6 \text{ V}; T_j = 25 ^{\circ}\text{C}$	60	120	250	
C _{re}	feedback capacitance	I _C = 0; V _{CB} = 6 V; f = 1 MHz	_	0.3	_	pF
f _T	transition frequency	$I_C = 20 \text{ mA}; V_{CE} = 6 \text{ V}; f = 1 \text{ GHz};$ $T_{amb} = 25 ^{\circ}\text{C}$	_	9	_	GHz
G _{UM}	maximum unilateral power gain	$I_C = 20 \text{ mA}$; $V_{CE} = 6 \text{ V}$; $f = 900 \text{ MHz}$; $T_{amb} = 25 ^{\circ}\text{C}$	_	19	_	dB
		$I_C = 20 \text{ mA}; V_{CE} = 6 \text{ V}; f = 2 \text{ GHz}; $ $T_{amb} = 25 ^{\circ}\text{C}$	_	13	_	dB
S ₂₁ ²	insertion power gain	$I_C = 20 \text{ mA}; V_{CE} = 6 \text{ V}; f = 900 \text{ MHz};$ $T_{amb} = 25 ^{\circ}\text{C}$	17	18	_	dB
F	noise figure	$\Gamma_{\rm S} = \Gamma_{\rm opt}$; $I_{\rm c} = 5$ mA; $V_{\rm CE} = 6$ V; $f = 900$ MHz; $T_{\rm amb} = 25$ °C	_	1.1	1.6	dB
		Γ_{S} = Γ_{opt} ; I_{C} = 20 mA; V_{CE} = 6 V; f = 900 MHz; T_{amb} = 25 °C	_	1.6	2.1	dB
		$\Gamma_{\rm S}$ = $\Gamma_{\rm opt}$; $I_{\rm C}$ = 5 mA; $V_{\rm CE}$ = 8 V; f = 2 GHz; $T_{\rm amb}$ = 25 °C	_	1.9	_	dB

NPN 9 GHz wideband transistor

BFG520; BFG520/X; BFG520/XR

LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{CBO}	collector-base voltage	open emitter	_	20	V
V _{CEO}	collector-emitter voltage	open base	_	15	V
V _{EBO}	emitter-base voltage	open collector	_	2.5	V
I _C	DC collector current		_	70	mA
P _{tot}	total power dissipation	up to T _s = 88 °C; note 1	_	300	mW
T _{stg}	storage temperature		-65	150	°C
Tj	junction temperature		_	175	°C

THERMAL RESISTANCE

SYMBOL	SYMBOL PARAMETER		THERMAL RESISTANCE
R _{th j-s}	thermal resistance from junction to soldering point	up to $T_s = 88 ^{\circ}C$; note 1	290 K/W

Note

1. T_s is the temperature at the soldering point of the collector tab.

Product specification **NXP Semiconductors**

NPN 9 GHz wideband transistor

BFG520; BFG520/X; BFG520/XR

CHARACTERISTICS

 $T_i = 25$ °C unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I _{CBO}	collector cut-off current	I _E = 0; V _{CB} = 6 V	_	_	50	nA
h _{FE}	DC current gain	I _C = 20 mA; V _{CE} = 6 V	60	120	250	
C _e	emitter capacitance	$I_C = i_c = 0$; $V_{EB} = 0.5 \text{ V}$; $f = 1 \text{ MHz}$	_	1	_	pF
C _c	collector capacitance	I _E = i _e = 0; V _{CB} = 6 V; f = 1 MHz	_	0.6	_	pF
C _{re}	feedback capacitance	I _C = 0; V _{CB} = 6 V; f = 1 MHz	_	0.3	_	pF
f _T	transition frequency	$I_C = 20 \text{ mA}; V_{CE} = 6 \text{ V}; f = 1 \text{ GHz};$ $T_{amb} = 25 \text{ °C}$	_	9	_	GHz
G _{UM}	maximum unilateral power gain (note 1)	$I_C = 20 \text{ mA}; V_{CE} = 6 \text{ V}; f = 900 \text{ MHz}; $ $T_{amb} = 25 \text{ °C}$	-	19	_	dB
		I_C = 20 mA; V_{CE} = 6 V; f = 2 GHz; T_{amb} = 25 °C	-	13	_	dB
S ₂₁ ²	insertion power gain	$I_C = 20 \text{ mA}; V_{CE} = 6 \text{ V}; f = 900 \text{ MHz}; $ $T_{amb} = 25 \text{ °C}$	17	18	_	dB
F	noise figure	$\Gamma_{\rm S} = \Gamma_{\rm opt}$; $I_{\rm C} = 5$ mA; $V_{\rm CE} = 6$ V; $f = 900$ MHz; $T_{\rm amb} = 25$ °C	_	1.1	1.6	dB
		$\Gamma_{\rm S} = \Gamma_{\rm opt}$; $I_{\rm C} = 20$ mA; $V_{\rm CE} = 6$ V; $f = 900$ MHz; $T_{\rm amb} = 25$ °C	_	1.6	2.1	dB
		$\Gamma_{\rm S} = \Gamma_{\rm opt}$; $I_{\rm C} = 5$ mA; $V_{\rm CE} = 6$ V; $f = 2$ GHz; $T_{\rm amb} = 25$ °C	-	1.9	_	dB
P _{L1}	output power at 1 dB gain compression	I_C = 20 mA; V_{CE} = 6 V; R_L = 50 Ω; f = 900 MHz; T_{amb} = 25 °C	-	17	_	dBm
ITO	third order intercept point	note 2	_	26	1-	dBm
Vo	output voltage	note 3	_	275	Ī-	mV
d ₂	second order intermodulation distortion	$I_C = 20 \text{ mA}; V_{CE} = 6 \text{ V}; V_o = 75 \text{ mV};$ $T_{amb} = 25 \text{ °C}; f_{(p+q)} = 810 \text{ MHz}$	_	-50	-	dB


Notes


1.
$$G_{UM}$$
 is the maximum unilateral power gain, assuming S_{12} is zero and
$$G_{UM} = 10 \log \frac{\left|S_{21}\right|^2}{\left(1-\left|S_{11}\right|^2\right)\!\!\left(1-\left|S_{22}\right|^2\right)} dB.$$


- 2. I_C = 20 mA; V_{CE} = 6 V; R_L = 50 Ω ; f = 900 MHz; T_{amb} = 25 °C; $f_p = 900 \text{ MHz}; f_q = 902 \text{ MHz};$ measured at $f_{(2p-q)}$ = 898 MHz and $f_{(2q-p)}$ = 904 MHz.
- 3. $d_{im} = -60 \text{ dB (DIN } 45004\text{B});$ $V_p = V_o$; $V_q = V_o - 6 dB$; $V_r = V_o - 6 dB$; $f_p = 795.25 \text{ MHz}; f_q = 803.25 \text{ MHz}; f_r = 805.25 \text{ MHz};$ measured at $f_{(p+q-r)} = 793.25 \text{ MHz}$

NPN 9 GHz wideband transistor












NPN 9 GHz wideband transistor

BFG520; BFG520/X; BFG520/XR

In Figs 7 to 10, G_{UM} = maximum unilateral power gain; MSG = maximum stable gain; G_{max} = maximum available gain.







NPN 9 GHz wideband transistor




Fig.11 Intermodulation distortion as a function of collector current.




Fig.12 Second order intermodulation distortion as a function of collector current.







Fig.13 Minimum noise figure and associated available gain as functions of collector current.





NPN 9 GHz wideband transistor







NPN 9 GHz wideband transistor





NPN 9 GHz wideband transistor






BFG520; BFG520/X; BFG520/XR

PACKAGE OUTLINES

Plastic surface mounted package; 4 leads

SOT143B



DIMENSIONS (mm are the original dimensions)


UNIT	A	A ₁ max	bp	b ₁	С	D	E	е	e ₁	HE	Lp	Q	v	w	у
mm	1.1 0.9	0.1	0.48 0.38	0.88 0.78	0.15 0.09	3.0 2.8	1.4 1.2	1.9	1.7	2.5 2.1	0.45 0.15	0.55 0.45	0.2	0.1	0.1

OUTLINE		REFER	RENCES	EUROPEAN ISSUE DATE				
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE			
SOT143B				$ \bigcirc \bigcirc$	97-02-28			

BFG520; BFG520/X; BFG520/XR

Plastic surface mounted package; reverse pinning; 4 leads

SOT143R



UNIT	A	A ₁ max	bp	b ₁	С	D	Е	e	e ₁	HE	L _p	Q	v	w	у
mm	1.1 0.9	0.1	0.48 0.38	0.88 0.78	0.15 0.09	3.0 2.8	1.4 1.2	1.9	1.7	2.5 2.1	0.55 0.25	0.45 0.25	0.2	0.1	0.1

OUTLINE		REFER	RENCES	EUROPEAN ISSUE DA					
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE			
SOT143R						97-03-10			

Legal information

Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Contact information

For additional information, please visit: http://www.nxp.com

For sales office addresses, send an email to: salesaddresses@nxp.com

Revision history

Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
BFG520XR_N_4	20071123	Product data sheet	-	BFG520XR_CNV_3
Modifications:	 Pinning tab 			
BFG520XR_CNV_3	19950901	Product specification	-	BFG520XR_2
BFG520XR_2	-	Product specification	-	BFG520XR_1
BFG520XR_1	-	-	-	-

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

