



General Description

The MAX5096/MAX5097 easy-to-use, Dual Mode™, DC-DC converters operate as LDO (low dropout) or switch-mode buck converters. At a high output load, the converters operate as high-efficiency pulse-width-modulated (PWM) switch-mode converters and reduce the power dissipation. The devices switch to a low-quiescent-current (IQ) LDO mode of operation at light load. During the key-off condition, the system's microcontroller drives the LDO/BUCK input on the fly and forces the MAX5096/MAX5097 into LDO Mode, thereby reducing the quiescent current significantly.

In Buck Mode, the MAX5096/MAX5097 operate from a 5V to 40V input voltage range and deliver up to 600mA of load current with excellent load and line regulation. The fixed-switching frequency versions of 135kHz and 330kHz are available. The MAX5096/MAX5097 DC-DC internal oscillator can be synchronized to an external clock. External compensation and a current-mode control scheme make it easy to design with.

In LDO Mode, the MAX5096/MAX5097 operate from a 4V to 40V input voltage. The LDO Mode operation is intended for a lower output load current of up to 100mA. The quiescent current at $100\mu A$ load in LDO Mode is only $41\mu A$ (typ).

The MAX5096/MAX5097 feature an enable input that shuts down the device, reducing the current consumption to 6μ A (typ). Additional features include a power-on reset output with a capacitor-adjustable timeout period, programmable soft-start, output tracking, output overload, short-circuit and thermal shutdown protections.

The MAX5096/MAX5097 operate over the -40°C to +125°C automotive temperature range and are available in thermally enhanced 20-pin TSSOP or 16-pin TQFN packages.

Applications

Automotive Industrial

Dual Mode is a trademark of Maxim Integrated Products, Inc.

Features


- High-Efficiency Switcher Mode (Buck Mode) or Low-Quiescent-Current Linear Regulator (LDO Mode) Operation
- ♦ Wide Operating Input Voltage Range +5V to +40V Buck Mode +4V to +40V LDO Mode
- ♦ Fixed 3.3V or 5V and Adjustable (1.24V to 11V) Output Voltage Versions
- ♦ 6µA (typ) Shutdown Current
- ♦ Fixed 135kHz or 330kHz Switching Frequency
- **♦** External Frequency Synchronization
- ♦ Programmable Soft-Start
- ♦ Integrated Microprocessor Reset (RESET) Circuit with Programmable Timeout Period
- ♦ Thermal and Short-Circuit Protection
- ◆ -40°C to +125°C Automotive Temperature Range
- ◆ Thermally-Enhanced Package Dissipates 2.6W at T_A = +70°C (16-Pin TQFN) 1.7W at T_A = +70°C (20-Pin TSSOP)

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE	PKG CODE
MAX5096AATE+*	-40°C to +125°C	16 TQFN-EP**	T1655-2
MAX5096BATE+	-40°C to +125°C	16 TQFN-EP**	T1655-2
MAX5096AAUP+*	-40°C to +125°C	20 TSSOP-EP**	U20E-4
MAX5096BAUP+*	-40°C to +125°C	20 TSSOP-EP**	U20E-4
MAX5097AATE+	-40°C to +125°C	16 TQFN-EP**	T1655-2
MAX5097BATE+*	-40°C to +125°C	16 TQFN-EP**	T1655-2
MAX5097AAUP+*	-40°C to +125°C	20 TSSOP-EP**	U20E-4
MAX5097BAUP+*	-40°C to +125°C	20 TSSOP-EP**	U20E-4

^{*}Future product—contact factory for availability.

_Pin Configurations



Maxim Integrated Products

MIXIM

⁺Denotes lead-free package.

^{**}EP = Exposed pad.

ABSOLUTE MAXIMUM RATINGS

(All voltages referenced to PGND, unless IN (transient, 1ms)SGND	0.3V to +45V
LX	
LX Current	
EN	
BP, SYNC, LDO/BUCK, RESET to SGND	0.3V to +12V
BP, RESET Output Current	25mA
CT, SS, ADJ, COMP to SGND	
OUT	0.3V to +11V
OUT Short-Circuit Duration	Continuous
Continuous Power Dissipation ($T_A = +70^\circ$	C)*
16-Pin TQFN (derate 33.3mW/°C above 20-Pin TSSOP (derate 21.7mW/°C above	

Thermal Resistance:	
(θJA, 16-Pin TQFN)*	30.0°C/W
(θ _{JC} , 16-Pin TQFN)	1.7°C/W
(θJA, 20-Pin TSSOP)*	46.0°C/W
(θ _{JC} , 20-Pin TSSOP)	2°C/W
Operating Temperature Range	40°C to +125°C
Junction Temperature	+150°C
Storage Temperature Range	60°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{IN}=+14V, I_{OUT}=1mA, C_{IN}=100\mu F, C_{OUT}=22\mu F, L=22\mu H, C_{BP}=1\mu F, V_{EN}=+2.4V$ (Figure 2), SGND = PGND = 0V, TA = TJ = -40°C to +125°C, unless otherwise noted. Typical values are at TA = TJ = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIO	NS	MIN	TYP	MAX	UNITS
SYSTEM INPUT							
Input Voltage Range (LDO Mode)	V _{IN_LDO}	LDO/BUCK = high		4		40	V
Input Voltage Range (Buck Mode)	VIN_BUCK	LDO/BUCK = low		5		40	V
Internal Input Undervoltage Lockout	V _U VLO	V _{BP} rising		3.5	3.65	3.9	V
Internal Input Undervoltage Lockout Hysteresis	V _U VLO_HYS	V _{BP} falling			0.2		V
BP (Internal Regulator) Output Voltage	V _{BP}	$V_{IN} = +4.5V$, $I_{BP} = 100\mu A$		3.75	4	4.20	V
Quiescent Supply Current	IQ	LDO/BUCK = high, measured at input supply return, V _{OUT} = 5V, I _{OUT} = 100µA	T _A = -40°C to +125°C		38	70	
(LDO Mode)	IQ	LDO/BUCK = high, measured at input supply return, V _{OUT} = 5V, I _{OUT} = 100mA	T _A = -40°C to +125°C		44	100	μΑ
Buck Converter No-Load Supply Current	IQ_BUCK	V _{IN} = 14V, V _{OUT} = 5V, I _{OUT} = 0			680		μΑ
Chutdoun Cupaly Current	louse	V _{EN} = 0V, measured	$T_A = -40^{\circ}C$ to $+125^{\circ}C$		6	19	
Shutdown Supply Current	ISHDN	from V _{IN}	$T_A = -40$ °C to $+85$ °C		6	12	μΑ

^{*}As per JEDEC 51 Standard—Multilayer Board.

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{IN}=+14V, I_{OUT}=1 mA, C_{IN}=100 \mu F, C_{OUT}=22 \mu F, L=22 \mu H, C_{BP}=1 \mu F, V_{EN}=+2.4 V \text{ (Figure 2), SGND}=PGND=0V, } T_{A}=T_{J}=-40 ^{\circ}\text{C to } +125 ^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } T_{A}=T_{J}=+25 ^{\circ}\text{C}.) \text{ (Note 1)}$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS		
BUCK MODE		<u> </u>						
Supply Current (Buck Converter On)	IS	LDO/BUCK = low, V _{ADJ} = 1.4V, MAX5096, no switching	135kHz version		693	980	μΑ	
Supply Current (Buck Converter On)	IS	LDO/BUCK = low, V _{ADJ} = 1.4V, MAX5097, no switching	330kHz Version		720	1000	μΑ	
Fixed Output Voltage	Vout	5V version, $5.5V \le V_{IN} \le 40V$, no 3.3V version, $5.5V \le V_{IN} \le 40V$,		4.85 3.196	5 3.3	5.12 3.391	V	
ADJ Set Point	V _{FB}	50% duty cycle, no load	110 1000	1.21	1.235	1.27	V	
ADJ Input Bias Current	IFB	V _{ADJ} = 1.5V			5	100	nA	
	VADJTH_R	ADJ rising			125			
Dual Mode ADJ Threshold	VADJTH_F	ADJ falling			62		mV	
Maximum Duty Cycle	DMAX	$V_{ADJ} = 0.5V$			100		%	
Error Amplifier Transconductance	GmEA	VCOMP = VADJ, ICOMP = ±10µA	Ĺ	55	136	210	μS	
Adjustable Output Voltage Range	V _{ADJ}			1.235		11.000	V	
Minimum Output Current	lout	V _{IN} = 6.5V to 40V			600		mA	
Switch Current Limit	I _{SW_LIM}	V _{IN} = 6V to 40V		1.15	1.5	1.90	Α	
Internal Switch On-Resistance	R _{DS(ON)}	$V_{IN} = 14V$, $I_{DRAIN} = 100$ mA			0.9	2.1	Ω	
Switch Leakage Current	I _{SW_L}	$V_{EN} = 0V$			0.05	3	μΑ	
Efficiency	η	V _{IN} = 14V, V _{OUT} = 5V, I _{OUT} = 4 V _{IN} = 14V, V _{OUT} = 3.3V, I _{OUT} =			85 81		%	
		MAX5096	120	135	148	kHz		
Switching Frequency	tsw	MAX5097	300	330	350	kHz		
Cynabranization CVAIC Innut	forms	MAX5096	120		500	kHz		
Synchronization SYNC Input	fsync	MAX5097	300		500	kHz		
SYNC Input High Threshold	Vsynch	V _{BP} = 4V	2.0			V		
SYNC Input Low Threshold	V _{SYNCL}	$V_{BP} = 4V$				0.8	V	
SYNC Input Minimum High Pulse Width				250		ns		
SYNC Input Leakage		V _{SYNC} =11V			1	μΑ		
LDO MODE								
Guaranteed Output Current	lout	(Note 2)	Note 2) 100				mA	

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{IN}=+14V,\ I_{OUT}=1mA,\ C_{IN}=100\mu F,\ C_{OUT}=22\mu F,\ L=22\mu H,\ C_{BP}=1\mu F,\ V_{EN}=+2.4V\ (Figure\ 2),\ SGND=PGND=0V,\ T_A=T_J=-40^{\circ}C\ to\ +125^{\circ}C,\ unless\ otherwise\ noted.$ Typical values are at $T_A=T_J=+25^{\circ}C.$ (Note 1)

PARAMETER	SYMBOL	CONDITIONS			TYP	MAX	UNITS
Outro d Walter are	W.	5V version, MAX5096B/MAX5097B, 5.5V ≤ V _{IN} ≤ 40V, I _{OUT} = 10mA		4.89	5	5.09	V
Output Voltage	Vout	3.3V version, MAX509 4V ≤ V _{IN} ≤ 40V, I _{OUT}		89	3.3	3.378	V
ADJ Set Point	V _{ADJ}	I _{OUT} = 10mA		1.21	1.2375	1.26	V
ADJ Input Bias Current	I _{FB}	$V_{ADJ} = 4V$			0.5	100	nA
Adjustable Output Voltage Range	V _{ADJ}	I _{OUT} = 10mA		1.237		11.000	V
Dropout Voltage	ΔV _{DO}	I _{OUT} = 100mA, V _{OUT} = 0.98 x V _{OUT} (I only), MAX5096B/MA				0.37	V
Startup Response Time		Rising edge of EN to $V_{OUT} = 10\% V_{OUT(NC)}$ R _L = 500Ω , $V_{ADJ} = S$ LDO/BUCK = $4V$, Cs	GND,		300		μs
Line Regulation	ΔV _{OUT} /	5V version, +5.5V \leq V _{IN} \leq +40V, I	5V version, +5.5V ≤ V _{IN} ≤ +40V, I _{OUT} = 100mA				mV/V
Line negulation	ΔVIN	3.3V version, +4V ≤ V _{IN} ≤ +40V, I _O		0.093		111070	
	ΔV _{OUT} / Δl _{OUT}	5V version,	T _J = +25°C		0.242	0.374	
Load Regulation		$I_{OUT} = 100\mu A \text{ to}$ 100mA, $V_{IN} = +14V$	T _J = -40°C to +125°C		0.242	1	mV/mA
Load Negulation		3.3V version,	T _J = +25°C		0.164	0.237	IIIV/III/A
		$I_{OUT} = 100\mu A \text{ to}$ $100\text{mA}, V_{IN} = +14V$	$T_{J} = -40^{\circ}\text{C to } + 125^{\circ}\text{C}$		0.164	1	
Power-Supply Rejection Ratio	PSRR		I _{OUT} = 10mA, f = 100Hz, 500mV _{P-P} , V _{OUT} = +5V, V _{IN} = +14V		60		dB
Short-Circuit Current	Isc	V _{IN} = 6V		150	330	500	mA
BUCK MODE (LDO MODE TRANS	SITION)	1					
LDO/BUCK High Threshold				2.0			V
LDO/BUCK Low Threshold						0.8	V
LDO/BUCK Input Leakage		LDO/BUCK = 11V				1	μΑ
Transition Timing from LDO Mode to Buck Mode		Falling edge of LDO/BUCK to buck converter on			32		Clock Periods
Transition Timing from Buck Mode to LDO Mode		Rising edge of LDO/E operation		100		μs	
SOFT-START, ENABLE (EN) AND	RESET	•					
Soft-Start Charge Current	ISS	V _{SS} = 0.1V		3	5	7	μΑ
Soft-Start Reference Voltage	Vss-ref	Vout = Vout(Nomina	AL) - 20%	0.9	0.99	1.1	V
EN High-Voltage Threshold	VENH	EN = high, regulator	on	1.4	·		V

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{IN}=+14V, I_{OUT}=1 mA, C_{IN}=100 \mu F, C_{OUT}=22 \mu F, L=22 \mu H, C_{BP}=1 \mu F, V_{EN}=+2.4 V \text{ (Figure 2), SGND}=PGND=0V, } T_{A}=T_{J}=-40 ^{\circ}\text{C to } +125 ^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } T_{A}=T_{J}=+25 ^{\circ}\text{C}.) \text{ (Note 1)}$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
EN Low-Voltage Threshold	VENL	Regulator off			0.4	V
EN Input Pulldown		V _{EN} = 2V, LDO/BUCK = 4V		0.5		μΑ
RESET Voltage Threshold High	V _{RESET_H}	V _{OUT} rising	89	92	94	% Vout
RESET Voltage Threshold Low	V _{RESET_L}	V _{OUT} falling	87	90	92	% Vout
RESET Output-Low Voltage	V_{RL}	I _{SINK} = 1mA			0.2	V
RESET Output-High Leakage Current	I _{RH}	VRESET = 5V, VADJ = 1.5V			1	μΑ
RESET Output Minimum Timeout Period		C _{CT} = 0		25		μs
V _{OUT} to RESET Delay		V _{OUT} falling 10mV/µs, C _{CT} = 0		6		μs
Delay Comparator Threshold	V _{CT_TH}	V _{CT} rising	1.18	1.2374	1.29	V
Delay Comparator Threshold Hysteresis				100		mV
CT Charge Current	Існ		0.74	1	1.20	μΑ
CT Discharge Current	IDISCH	V _{CT} = 1V		13.8		mA
THERMAL SHUTDOWN						
Thermal Shutdown Temperature	TJ(SHDN)	Temperature rising		+165		°C
Thermal Shutdown Hysteresis	ΔT _J (SHDN)	20				°C


Note 1: Limits to -40°C are guaranteed by design.

Note 2: The continuous maximum output current from LDO is limited by package power dissipation.



Typical Operating Characteristics

(VIN = +14V, VEN = +2.4V, MAX5097AATE+, Figures 2 and 4, TA = +25°C, unless otherwise specified.)




OUTPUT CURRENT (mA)


LOAD CURRENT (A)


TEMPERATURE (°C)


Typical Operating Characteristics (continued)


(VIN = +14V, VEN = +2.4V, MAX5097AATE+, Figures 2 and 4, TA = +25°C, unless otherwise specified.)



























_Typical Operating Characteristics (continued)


 $(V_{IN} = +14V, V_{EN} = +2.4V, MAX5097AATE+, Figures 2 and 4, T_A = +25$ °C, unless otherwise specified.)











Pin Description

PIN			
TQFN	TSSOP	NAME	FUNCTION
1	4	PGND	Power Ground. Return path for p-channel power MOSFET driver. Connect the input capacitor return, freewheeling diode anode, and output capacitor return terminals to PGND.
2	5	SGND	Signal Ground. Connect SGND to PGND near the input bypass capacitor return terminal.
3	6	RESET	Open-Drain, Active-Low Reset Output. RESET asserts low when OUT drops below the reset threshold. When output rises above 92% of the programmed level, RESET becomes high impedance after the reset timeout period. Connect a pullup resistor from RESET to the converter output to create a logic output.
4	7	BP	4V Internal Regulator Output. Bypass BP to SGND with a 1μF or greater ceramic capacitor.
5	9	SYNC	Synchronization Input. Connect SYNC to an external clock for synchronization. Connect SYNC to SGND when not used.
6	10	SS	Soft-Start Timer Input. Connect an external capacitor from SS to SGND to adjust the soft-start timeout period (see the <i>Soft-Start (SS)</i> section).
7	11	СТ	Reset Timeout Period. Connect a capacitor from CT to SGND to set the reset timeout period (see the <i>Power-On Reset Output RESET</i> section).
8	12	COMP	Buck Converter (Buck Mode) Control Loop Compensation. See the <i>Compensation Network</i> section for compensation network design. LDO mode does not need external compensation.
9	13	LDO/BUCK	LDO Mode/Buck Mode Select. Drive LDO/BUCK low to select the Buck Mode. The Buck Mode activates after 32 internal/external clock cycles. Force the LDO/BUCK high (> 2V), to select LDO Mode. The Buck Mode stops and LDO Mode is activated with a 100µs delay.
10	15	ADJ	Regulator Output Feedback Point. Connect ADJ to SGND for a fixed 3.3V (MAX5096A/MAX5097A) or 5V (MAX5096B/MAX5097B). For adjustable output voltage, use an external resistive divider to set V _{OUT} . V _{ADJ} regulating set point is 1.237V.
11	16	OUT	Converter Output. OUT must always be connected to the regulator output. Connect at least a 22µF low-ESR (equivalent series resistance) capacitor from OUT to PGND for stable operation.
12	17	EN	Enable Input. EN is internally pulled to ground. Drive EN high to turn on the regulator. Force EN low or leave unconnected to place the device in shutdown mode.
13, 14	19, 20	LX	Drain Connection of Internal p-Channel High-Side Switch
15, 16	1, 2, 3	IN	Regulator Input. Bypass IN to PGND with a parallel combination of low-ESR ceramic and aluminum capacitor to handle the input ripple current.
	8, 14, 18	N. C.	No Connection. Not internally connected.
EP	EP	EP	Exposed Pad. Connect externally to a large ground plane (SGND) for improved heat dissipation. Do not use EP as an electrical ground connection.




Figure 1. Simplified Diagram

10 ______ /I/XI//I

Detailed Description

The MAX5096/MAX5097 are easy-to-use, high-efficiency, PWM current-mode, step-down switching converters in normal operation. The MAX5096/MAX5097 have an internal high-side p-channel 0.9Ω switch and use a low forward-drop freewheeling diode for rectification. In Buck Mode, the p-channel switches at the 135kHz or 330kHz frequency. Buck Mode uses a current-mode control architecture that offers excellent line-transient response, easier frequency compensation, and cycle-by-cycle current limiting. The buck converter is compensated externally for a selected value/type of output inductor and capacitor.

The internal p-channel switch acts as a pass element when operating in the low-quiescent-current LDO Mode.

The LDO Mode can be selected on the fly through the LDO/BUCK input. During the key-off condition, the system's microcontroller drives the LDO/BUCK input high and forces the MAX5096/MAX5097 into LDO Mode, reducing the quiescent current to 1 μ A (typ). When in LDO Mode, the device is capable of delivering up to 100mA, which may be limited by the device power dissipation. The LDO and switcher share the same pass element and the reference; however, the error amplifiers are different with their own compensation schemes.

The MAX5096/MAX5097 include an integrated microprocessor reset circuit with an adjustable reset timeout period. The internal reset circuit monitors the regulator output voltage and asserts RESET low when the regulator output falls below the reset threshold voltage. Other features include an enable input, externally programmable soft-start, optimized current-limit protection in both LDO and Buck Modes, and thermal shutdown.

Enable Input (EN)

EN is a logic-level enable input that turns the device on or off. The logic-high and logic-low voltages for the EN input are 1.4V and 0.4V, respectively. Drive EN high to turn on the device, and drive it low to place the device in shutdown. Leaving EN unconnected disables the device since the EN is internally pulled low with a 0.5µA current, however, a forced pulldown of EN improves the noise immunity. The MAX5096/MAX5097 draw 6µA (typ) of supply current when in shutdown. EN withstands up to +40V, allowing EN to be connected directly to IN for always-on operation. The converter may be

turned on and off while in both Buck and LDO Modes. Each time the EN is toggled, the output rises with a programmed soft-start period.

Internal Regulator (BP)/ Undervoltage Lockout

The MAX5096/MAX5097 include an internal 4V auxiliary regulator to power internal circuitry. Bypass the auxiliary regulator output (BP) to SGND with a 1µF ceramic capacitor physically located close to the device. The regulator is not intended to supply the external circuit other than pulling up the LDO/BUCK input or RESET. Do not load BP externally by more than 2mA. The regulator output is regulated to 4V with 7% accuracy during steady state. During turn-on, the BP voltage stabilizes after 250µs with a 1µF capacitor at BP. Drive EN high to turn on the internal regulator. The internal UVLO with hysteresis ensures stable operation, resulting in the monotonic rise of the output voltage. The UVLO circuit monitors the output of the regulator. The rising UVLO threshold is internally set to 3.65V (BP rising) with a 185mV hysteresis (BP falling). The 3.65V UVLO at the no-load BP output guarantees operation at VIN lower than 4V.

Soft-Start (SS)

Soft-start provides for the monotonic, glitch-free turn-on of the converter. Soft-start limits the input inrush current which may cause a glitch, especially if the source impedance is high. The soft-start period required also depends on the output capacitance and the closedloop bandwidth of converter. The soft-start period for the MAX5096/MAX5097 is externally programmable using a single capacitor (Css). The soft-start is achieved by the controlled ramping up of the error amplifier reference input. At startup, after VIN is applied and the UVLO threshold is reached, the device enters soft-start. During soft-start, 5µA is sourced into the capacitor (Css) connected from SS to SGND (Figure 2) causing the reference voltage to ramp up slowly. When Vss reaches 1.237V, the output becomes fully active. Set the soft-start time (tss) using following equation:

$$t_{SS} = \frac{V_{SS}}{I_{SS}} \times C_{SS}$$

where Vss is 1.237V, Iss is $5\mu A,$ tss is in seconds, and Css is in Farads.

Pulling EN low quickly discharges the Css capacitor, making it ready for the next soft-start period.




Figure 2. Fixed Output Voltage Configuration

Output Voltage Tracking/Sequencing

The output voltages of multiple MAX5096/MAX5097 converters can be made to track by using the SS pin during turn-on and turn-off (see Figure 3). SS is pulled up using a 5µA current source and connecting SS of multiple MAX5096/MAX5097s, raising the references with the same slope. Tracking the converters reduces the differential voltages between the core and I/O voltages during turn-on, turn-off, and brownout. If any one converter output drops due to shutdown or an overload fault situation, the SS drops, pulling down all the converters simultaneously. The rate of fall of output voltages, however, depends on the output capacitance and load of the individual converter.

Multiple voltage sequencing can be done <u>by daisy-chaining</u> several MAX5096/MAX5097s. The <u>RESET</u> of the first converter can be connected to EN of the second converter. This allows the first converter to come up first every time the system is powered up.

Power-On Reset Output (RESET)

A supervisor circuit is integrated in the MAX5096/MAX5097. RESET is an open-drain output. RESET pulls low as soon as V_{OUT} drops below 90% of its nominal regulation voltage. Once the output voltage rises above 92% of the set output voltage, the RESET output enters

a high-impedance state after the active timeout period (tRP). The active timeout period is externally programmable using a single capacitor from CT to ground. Use the following equation to calculate the required timeout period for the power-on reset:

$$t_{RP} = \frac{V_{CT-TH}}{I_{CH}} \times C_{CT}$$

where VCT-TH is 1.237V, ICH is 1 μ A, tRP is in seconds, and CCT is in Farads.

To obtain a logic-voltage output, connect a pullup resistor from RESET to a logic-supply voltage. The internal open-drain MOSFET can sink 1mA while providing a TTL logic-low signal. If unused, ground RESET or leave it unconnected.

The power-on reset behavior is the same in both the LDO and Buck Modes of operation.

Oscillator/Synchronization Input (SYNC)

The MAX5096/MAX5097 internal oscillator generates a factory-preset frequency of either 135kHz (MAX5096) or 330kHz (MAX5097). The 135kHz version keeps the maximum fundamental frequency below 150kHz, which keeps the third harmonic below 450kHz and under the




Figure 3. Output Voltage Tracking/Sequencing

lower end of the AM band. The MAX5096 is suitable for noise-sensitive applications like AM radio power supply. For an application where size is more important, use the MAX5097, which runs at 330kHz frequency. The high-frequency operation reduces the size and cost of the external inductor and capacitor. The MAX5096/MAX5097 can be synchronized using an external signal. The MAX5096 can be synchronized from 120kHz to 500kHz, while the MAX5097 is capable of synchronizing from 300kHz to 500kHz. The external synchronization feature makes frequency hopping possible depending on the selected AM channel. Connect SYNC to ground, if not used.

Thermal Protection

When the junction temperature exceeds $T_J=+165^{\circ}C$, an internal thermal sensor signals the shutdown logic, which turns off the regulator (both in Buck Mode and LDO Mode), and discharges the soft-start capacitor allowing the IC to cool. The thermal sensor turns the regulator on again after the IC's junction temperature cools by 20°C, resulting in a cycled output during continuous thermal-overload conditions. The thermal hysteresis and a soft-start period limit the average power dissipation into the device during continuous fault condition. During operation, do not exceed the absolute maximum junction temperature rating of $T_J=+150^{\circ}C$.

Applications Information

Output Voltage Selection

The MAX5096/MAX5097 can be configured as either a preset fixed output voltage or an adjustable output voltage device. Connect ADJ to ground to select the factory-preset output voltage option (Figure 2). The MAX5096A/MAX5097A and MAX5096B/MAX5097B provide a fixed output voltage equal to 3.3V and 5V, respectively (see the *Selector Guide*). The MAX5096/MAX5097 become an adjustable version as soon as the devices detect about 125mV at the ADJ pin. The resistor-divider at ADJ increases the ADJ voltage above 125mV and also adjusts the output voltage depending upon the resistor values. In adjustable mode, select an output between +1.273V and +11V using two external resistors connected as a voltage-divider to ADJ (Figure 4). Set the output voltage using the following equation:

$$V_{OUT} = V_{ADJ} \times \left(1 + \frac{R1}{R2}\right)$$

where V_{ADJ} = 1.273V and R2 is chosen to be approximately 100k Ω .

Connect ADJ to GND if adjustable mode is not used.

Inductor Selection

Three key inductor parameters must be specified for proper operation with the MAX5096/MAX5097: inductance value (L), peak inductor current (IPEAK), and inductor saturation current (ISAT). The minimum required inductance is a function of operating frequency, input-to-output voltage differential, and the peak-topeak inductor current (ΔI_{P-P}). Higher ΔI_{P-P} allows for a lower inductor value, while a lower ΔI_{P-P} requires a higher inductor value. A lower inductor value minimizes size and cost and improves large-signal and transient response, but reduces efficiency due to higher peak currents and higher peak-to-peak output voltage ripple for the same output capacitor. On the other hand, higher inductance increases efficiency by reducing the ripple current. Resistive losses due to extra wire turns can exceed the benefit gained from lower ripple current levels, especially when the inductance is increased while keeping the dimension of the inductor constant. A good compromise is to choose ΔI_{P-P} equal to 40% of the full load current. Calculate the inductor value using the following equation:

$$L = \frac{V_{OUT}(V_{IN} - V_{OUT})}{V_{IN} \times f_{SW} \times \Delta I_{P-P}}$$




Figure 4. Adjustable Output Voltage Configuration

use typical values of V_{IN} and f_{SW} so that efficiency is optimum for typical conditions. The switching frequency (f_{SW}) is fixed at 135kHz (MAX5096) and 330kHz (MAX5097). f_{SW} can also be varied from 120kHz to 500kHz (MAX5096) and from 300kHz to 500kHz (MAX5097) when synchronized to an external clock (see the *Oscillator/Synchronization Input (SYNC)* section). The peak-to-peak inductor current, which reflects the peak-to-peak output ripple, is worst at the maximum input voltage. See the *Output Capacitor Selection* section to verify that the worst-case output ripple is acceptable. The inductor saturating current (I_{SAT}) is also important to avoid runaway current during continuous output short circuit. Select an inductor with an I_{SAT} specification higher than the maximum peak current limit of 1.9A.

The Buck Mode operation determines the inductor and output capacitor values. However, the values of the inductor, its DCR, and the output capacitance/ESR affect the closed-loop transfer function both in Buck and LDO Modes. The internal compensation of the MAX5096/MAX5097 in LDO Mode limits the values of these external components. Make sure that the combination of output inductor, capacitor, and ESR falls within the range specified in following Table 1.

Table 1. Inductor/Output Capacitor Selection

INDUCTOR	OUTPUT CAPACITOR (C _{OUT})
	22μF, ESR = 5 m Ω to 20 m Ω (ceramic)
22	$47\mu\text{F}$, ESR = $40\text{m}\Omega$ to $150\text{m}\Omega$
22µH	100μF, ESR = 30 m Ω to 100 m Ω
	470μF / ESR = 60Ω to 400 m Ω
	22μF, ESR = $5m\Omega$ to $20m\Omega$ (ceramic)
47	$47\mu\text{F}$ / ESR = $40\text{m}\Omega$ to $150\text{m}\Omega$
47μH	100μF / ESR = 30 m Ω to 100 m Ω
	470μF / ESR = 60 m Ω to 400 m Ω
	22μF, ESR = $5m\Omega$ to $20m\Omega$ (ceramic)
100	$47\mu\text{F}$ / ESR = $40\text{m}\Omega$ to $150\text{m}\Omega$
100µH	100μF / ESR = 30 m Ω to 100 m Ω
	$470\mu\text{F}$ / ESR = $60\text{m}\Omega$ to $400\text{m}\Omega$

Output Capacitor Selection

The allowable output voltage ripple and the maximum deviation of the output voltage during load steps determine the output capacitance and its ESR. The output

ripple is mainly composed of ΔV_Q (caused by the capacitor discharge) and $\Delta V_{\rm ESR}$ (caused by the voltage drop across the ESR of the output capacitor). Normally, a good approximation of the output voltage ripple is $\Delta V_{\rm RIPPLE} \approx \Delta V_{\rm ESR} + \Delta V_{\rm Q}$. If using ceramic capacitors, assume the contribution to the output voltage ripple from the ESR and the capacitor discharge to be equal to 20% and 80%, respectively. If using aluminum electrolyte capacitors, assume the contribution to the output voltage ripple from the ESR and the capacitor discharge to be equal to 90% and 10%, respectively.

Use the following equations for calculating the output capacitance and its ESR for required peak-to-peak output voltage ripple.

$$C_{OUT} = \frac{\Delta I_{P-P}}{16 \times \Delta V_{Q} \times f_{SW}}$$

$$ESR = \frac{\Delta V_{ESR}}{\Delta I_{P-P}}$$

 ΔI_{P-P} is the peak-to-peak inductor current and fsW is the converter's switching frequency.

The allowable deviation of the output voltage during fast load transients also determines the output capacitance, its ESR, and its equivalent series inductance (ESL). The output capacitor supplies the load current during a load step until the controller responds with a greater duty cycle. The response time (tresponse) depends on the closed-loop bandwidth of the converter (see the Compensation Network section). The resistive drop across the output capacitor's ESR, the drop across the capacitor's ESL, and the capacitor discharge, causes a voltage drop during the load step. Use a combination of low-ESR tantalum/aluminum electrolytic and ceramic capacitors for better transient load and voltage ripple performance. Non-leaded capacitors and/or multiple parallel capacitors help reduce the ESL. Keep the maximum output voltage deviation below the tolerable limits of the electronics being powered. Use the following equations to calculate the required ESR, ESL, and capacitance value during a load step:

$$\begin{aligned} & \mathsf{ESR} = \frac{\Delta V_{\mathsf{ESR}}}{\Delta I_{\mathsf{STEP}}} \\ & C_{\mathsf{OUT}} = \frac{I_{\mathsf{STEP}} \times t_{\mathsf{RESPONSE}}}{\Delta V_{\mathsf{Q}}} \\ & \mathsf{ESL} = \frac{\Delta V_{\mathsf{ESL}} \times t_{\mathsf{STEP}}}{I_{\mathsf{STEP}}} \end{aligned}$$

where ISTEP is the load step, tSTEP is the rise time of the load step, and tRESPONSE is the response time of the controller. The response time of the converter is approximately one third of the inverse of its closed-loop bandwidth and also depends on the phase margin.

Rectifier Selection

The MAX5096/MAX5097 require an external Schottky/ fast-recovery diode rectifier as a freewheeling diode. Connect this rectifier close to the device using short leads and short PC board traces. Choose a rectifier with a continuous current rating greater than the highest output current-limit threshold (1.9A) and with a voltage rating greater than the maximum expected input voltage, VIN. Use a low forward-voltage-drop Schottky rectifier to limit the negative voltage at LX. Avoid higher than necessary reverse-voltage Schottky rectifiers that have higher forward-voltage drops. Use a 60V (max) Schottky rectifier with a 2A current rating. The Schottky rectifier leakage current at high temperature significantly increases the quiescent current in LDO Mode. In applications where LDO Mode quiescent current is important, use an ultra-fast switching diode to limit the leakage current. In this type of application, use MURS105, MURS120 for their fast-switching and lowleakage features.

Input Capacitor Selection

The discontinuous input current of the buck converter causes large input ripple currents and therefore, the input capacitor must be carefully chosen to keep the input voltage ripple within design requirements. The input voltage ripple is comprised of ΔV_Q (caused by the capacitor discharge) and ΔV_{ESR} (caused by the ESR of the input capacitor). The total voltage ripple is the sum of ΔV_Q and ΔV_{ESR} . Calculate the input capacitance and ESR required for a specified ripple using the following equations (continuous mode):

$$\begin{split} \text{ESR} = & \frac{\Delta V_{ESR}}{\left(I_{OUT_MAX} + \frac{\Delta I_{P_P}}{2}\right)} \\ C_{IN} = & \frac{I_{OUT_MAX} \times D(1-D)}{\Delta V_{Q} \times f_{SW}} \end{split}$$

where

$$\Delta I_{P-P} = \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN} \times f_{SW} \times L} \text{ and}$$

$$D = \frac{V_{OUT}}{V_{IN}}$$

 $\ensuremath{\mathsf{IOUT_MAX}}$ is the maximum output current and D is the duty cycle.

Compensation Network

The MAX5096/MAX5097 in LDO Mode are compensated internally with a compensation network around the LDO error amplifier. When in Buck Mode, the DC-DC g_M amplifier must be externally compensated using a network connected from COMP to ground. The currentmode control architecture reduces the compensation network to a single pole-zero. The RC and C network, connected from the internal transconductance amplifier output to SGND, can provide a single pole-zero pair. Choose all the power components like the inductor, output capacitor, and ESR first and design the compensation network around them. Choose the closedloop bandwidth (fc) to be approximately 1/10 of the switching frequency. See the following equations to calculate the compensation values for the low-ESR output capacitor with ESR zero frequency, approximately a decade higher than fc.

Calculate the dominant pole due to the output capacitor (Cout) and the load (Rout):

$$f_{PO} = \frac{1}{2 \times \pi \times C_{OUT} \times R_{OUT}}$$

where $R_{OUT} = V_{OUT} / I_{LOAD}$. Calculate the R_{C} using following equation:

$$R_C = \frac{V_O \times f_C}{g_{MC} \times R_{OUT} \times g_m \times V_{ADJ} \times f_{PO}}$$

where g_{MC} is the control to output gain of the MAX5096/MAX5097 buck converter and is equal to 1.06. V_{ADJ} is the feedback set point equal to 1.237V and g_{m} (transconductance amplifier gain) is equal to 136µS. See Figure 2.

Place a zero (fz) at 0.9 x fpo:

$$C_C = \frac{1}{2 \times \pi \times R_{CEPO} \times f_{PO}}$$

Finally, place a high-frequency pole at the frequency equal to half of the converter switching frequency (fsw).

$$C_P = \frac{1}{\pi \times R_C \times f_{SW}}$$

Place the compensation network physically close to the MAX5096/MAX5097.

Switching Between LDO Mode and Buck Mode

The MAX5096/MAX5097 switch between the Buck Mode and LDO Mode on the fly. However, care must be taken to reduce output glitch or overshoot during the switching.

Buck Mode to LDO Mode

The LDO Mode is intended for the low 100mA output current while the buck converter delivers up to 600mA output current. It is important to first reduce the output load below 100mA before switching to the LDO Mode. If the output load is higher than 100mA, the MAX5096/MAX5097 may go into the current limit and the output will drop significantly. Whenever the mode is changed, output is expected to glitch because the loop dynamics change due to different error amplifiers when operating in the LDO and Buck Modes. The output voltage undershoot can be minimized by reducing the output load during switching and using larger output capacitance.

LDO Mode to Buck Mode

When switching from the LDO Mode to Buck Mode, a fixed amount of delay (32 cycles) is applied so that the buck converter control loop and oscillator reach their steady-state conditions. The 32-cycle delay translates to approximately 250µs and 100µs for 150kHz and 330kHz switching frequency versions, respectively. It is recommended that the output load of 600mA must be delayed by at least this much time to allow the MAX5096/MAX5097 to switch to high-current Buck Mode. This ensures that the output does not drop due to the LDO current-limit protection mechanism.

PC Board Layout Guidelines

- Proper PC board layout is essential. Minimize ground noise by connecting the anode of the freewheeling rectifier, the input bypass capacitor ground lead, and the output filter capacitor ground lead to a large PGND plane.
- Minimize lead lengths to reduce stray capacitance, trace resistance, and radiated noise. In particular, place the Schottky/fast recovery rectifier diode right next to the device.

- 3) Connect the exposed pad of the IC to the SGND plane. Do not make a direct connection between the exposed pad plane and SGND (pin 2) under the IC. Connect the exposed pad and pin 2 to the SGND plane separately. Connect the ground connection of the feedback resistive divider, the soft-start capacitor, the adjustable reset timeout capacitor, and the compensation network to the SGND plane. Connect the SGND plane and PGND plane at one point near the input bypass capacitor at VIN.
- 4) Use the large SGND plane as a heatsink for the MAX5096/MAX5097. Use large PGND and LX planes as heatsinks for the rectifier diode and the inductor.

_____Chip Information


PROCESS: BICMOS

Selector Guide

PART	OUTPUT VOLTAGE (V)	SWITCHING FREQUENCY (kHz)
MAX5096A	+3.3/Adjustable	135
MAX5096B	+5.0/Adjustable	135
MAX5097A	+3.3/Adjustable	330
MAX5097B	+5.0/Adjustable	330

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



Package Information (continued)

EXPOSED PAD VARIATIONS

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)

	COMMON DIMENSIONS														
PKG.	10	5L 5	ix5	2	0L :	5×5	2	8L	5×5	3	2L	5×5	40L 5x5		
SAMBOT	MIN.	NDM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NDM.	MAX.
Α	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80
A1	0	9.02	0.05	0	0.02	0.05	0	9.02	0.05	0	0.02	0.05	0	0.02	0.05
A2	0.2	0.20 REF. 0.20 REF.		0.2	20 RE	F.	0.2	20 RE	F.	0.20 REF.					
b	0.25	0.30	0.35	0.25	0.30	0.35	0.20	0.25	0.30	0.20	0.25	0.30	0.15	0.20	0.25
D	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10
Ε	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5,00	5.10	4.90	5.00	5.10
e	0.	80 B	SC.	0.	65 B	SC.	0.50 BSC.		0.50 BSC.		0.40 BSC.				
k	0.25	-	-	0.25	-	_	0.25	-	-	0.25	-	-	0.25	_	ı
L	0.30	0.40	0.50	0.45	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.50	0.30	0.40	0.50
N		16			20		28		32		40				
ND		4			5		7		8		10				
NE		4			5		7		8		10				
JEDEC	١ ا	WHHB		_ \	MHHC		٧	/HHD-	-1	W	'HHD-	2			

- DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
- ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
- N IS THE TOTAL NUMBER OF TERMINALS.
- 1 THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
- ⚠ DIMENSION 6 APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25 mm AND 0.30 mm FROM TERMINAL TIP.
- ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
- DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
- COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
- DRAWING CONFORMS TO JEDEC MO220, EXCEPT EXPOSED PAD DIMENSION FOR T2855-3, T2855-6, T4055-1 AND T4055-2.
- WARPAGE SHALL NOT EXCEED 0.10 mm.
- 11.
- 12. **43**

MARKING IS FOR PACKAGE DRIENTATION REFERENCE ONLY.	DALLAS / / I / I / I / I / I / I / I / I / I
NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.	SEMICONDUCTOR IN
LEAD CENTERLINES TO BE AT TRUE POSITION AS DEFINED BY BASIC DIMENSION 'e', ±0.05.	
CENT CENTERLINES TO BE HIT INCE POSITION HS DEFINED BY BHOST DIMENSION E , 2005.	TITLE DACKAGE OUTLINE

-DRAWING NOT TO SCALE-


PKG.	D2			E2				
CODES	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.		
T1655-2	3.00	3.10	3.20	3.00	3.10	3.20		
T1655-3	3.00	3.10	3.20	3.00	3.10	3.20		
T1655N-1	3.00	3.10	3.20	3.00	3.10	3.20		
T2055-3	3.00	3.10	3.20	3.00	3.10	3.20		
T2055-4	3.00	3.10	3.20	3.00	3.10	3.20		
T2055-5	3.15	3.25	3.35	3.15	3.25	3.35		
T2055M-5	3.15	3.25	3.35	3.15	3.25	3.35		
T2855-3	3.15	3.25	3.35	3.15	3.25	3.35		
T2855-4	2.60	2.70	2.80	2.60	2.70	2.80		
T2855-5	2.60	2.70	2.80	2.60	2.70	2.80		
T2855-6	3.15	3.25	3.35	3.15	3.25	3.35		
T2855-7	2.60	2.70	2.80	2.60	2.70	2.80		
T2855-8	3.15	3.25	3.35	3.15	3,25	3.35		
T2855N-1	3.15	3.25	3.35	3.15	3.25	3.35		
T3255-3	3.00	3.10	3.20	3.00	3.10	3.20		
T3255-4	3.00	3.10	3.20	3.00	3.10	3.20		
T3255M-4	3.00	3.10	3.20	3.00	3.10	3.20		
T3255-5	3.00	3.10	3.20	3.00	3.10	3.20		
T3255N-1	3.00	3.10	3.20	3.00	3.10	3.20		
T4055-1	3.40	3.50	3.60	3.40	3.50	3.60		
T4055-2	3,40	3.50	3.60	3.40	3.50	3.60		





Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



_Revision History

Pages changed at Rev 1: 1, 2, 3, 5, 20

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

20 _____Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600