## Features

- EE Programmable 1,048,576 x 1-bit Serial Memory Designed to Store Configuration Programs for Field Programmable Gate Arrays (FPGAs)
- Very Low-power CMOS EEPROM Process
- In-System Programmable (ISP) via Two-Wire Bus
- Simple Interface to SRAM FPGAs
- Compatible with AT40K Devices
- Cascadable Read-back to Support Additional Configurations or Higher-density Arrays
- Programmable Reset Polarity
- Low-power Standby Mode
- High-reliability
  - Endurance: 5,10<sup>(4)</sup> Read Cycles
- Data Retention: 10 Years
- No Single Event Latch-up below a LET Threshold of 80 MeV/mg/cm<sup>2</sup>
- Tested up to a Total Dose of 20 krads (Si) according to MIL STD 883 Method 1019
- Operating Range: 3.0V to 3.6V, -55°C to +125°C
- Available in 400 mils Wide 28 Pins DIL Flat Pack

## Description


The AT17LV010-10DP is a FPGA Configuration EEPROM provides an easy-to-use, cost-effective configuration memory for Field Programmable Gate Arrays. It is packaged in the 28-pin 400 mils wide FP package. Configurator uses a simple serial-access procedure to configure one or more FPGA devices. The user can select the polarity of the reset function by programming four EEPROM bytes. The device also supports a write-protection mechanism within its programming mode.



Space FPGA Configuration EEPROM

# AT17LV010-10DP


Advance Information









## **Pin Configuration**





### **Block Diagram**



### **Device Description**

The control signals for the configuration EEPROM ( $\overline{CE}$ , RESET/ $\overline{OE}$  and CCLK) interface directly with the FPGA device control signals. All FPGA devices can control the entire configuration process and retrieve data from the configuration EEPROM without requiring an external intelligent controller.

The configuration EEPROM RESET/ $\overline{OE}$  and  $\overline{CE}$  pins control the tri-state buffer on the DATA output pin and enable the address counter. When RESET/ $\overline{OE}$  is driven High, the configuration EEPROM resets its address counter and tri-states its DATA pin. The  $\overline{CE}$  pin also controls the output of the AT17LV010-10DP configurator. If  $\overline{CE}$  is held High after the RESET/ $\overline{OE}$  reset pulse, the counter is disabled and the DATA output pin is tri-stated. When  $\overline{OE}$  is subsequently driven Low, the counter and the DATA output pin are enabled. When RESET/ $\overline{OE}$  is driven High again, the address counter is reset and the DATA output pin is tri-stated, regardless of the state of  $\overline{CE}$ .

When the configurator has driven out all of its data and  $\overline{CEO}$  is driven Low, the device tri-states the DATA pin to avoid contention with other configurators. Upon power-up, the address counter is automatically reset.

This is the default setting for the device. Since almost all FPGAs use RESET Low and OE High, this document will describe RESET/OE.





## **Pin Description**

DATA	Tri-state DATA output for configuration. Open-collector bi-directional pin for programming.
CLK	Clock input. Used to increment the internal address and bit counter for reading and programming.
WP1	WRITE PROTECT (1). Used to protect portions of memory during programming. Dis- abled by default due to internal pull-down resistor. This input pin is not used during FPGA loading operations.
RESET/OE	Output Enable (active High) and RESET (active Low) when SER_EN is High. A Low level on RESET/OE resets both the address and bit counters. A High level (with CE Low) enables the data output driver. The logic polarity of this input is programmable as either RESET/OE or RESET/OE. For most applications, RESET should be programmed active Low. This document describes the pin as RESET/OE.
WP2	WRITE PROTECT (2). Used to protect portions of memory during programming. Dis- abled by default due to internal pull-down resistor. This input pin is not used during FPGA loading operations.
CE	Chip Enable input (active Low). A Low level (with OE High) allows CLK to increment the address counter and enables the data output driver. A High level on CE disables both the address and bit counters and forces the device into a low-power standby mode. Note that this pin will <i>not</i> enable/disable the device in the Two-Wire Serial Programming mode (SER_EN Low).
GND	Ground pin. A 0.2 $\mu F$ decoupling capacitor between $V_{CC}$ and GND is recommended.
CEO	Chip Enable Output (active Low). This output goes Low when the address counter has reached its maximum value. In a daisy chain of AT17LV010-10DP devices, the CEO pin of one device must be connected to the CE input of the next device in the chain. It will stay Low as long as CE is Low and OE is High. It will then follow CE until OE goes Low; thereafter, CEO will stay High until the entire EEPROM is read again.
A2	Device selection input, A2. This is used to enable (or select) the device during programming (i.e., when SER_EN is Low). A2 has an internal pull-down resistor.
READY	Open collector reset state indicator. Driven Low during power-up reset, released when power-up is complete. It is recommended to use a 4.7 k $\Omega$ pull-up resistor when this pin is used.
SER_EN	Serial enable must be held High during FPGA loading operations. Bringing $\overline{\text{SER}_{EN}}$ Low enables the Two-Wire Serial Programming Mode. For non-ISP applications, SER_EN should be tied to V <sub>CC</sub> .
V <sub>cc</sub>	3.3V (±0.3V).

4 A717LV010-10DP

FPGA Master Serial Mode Summary	The I/O and logic functions of any SRAM-based FPGA are established by a configura- tion program. The program is loaded either automatically upon power-up, or on command, depending on the state of the FPGA mode pins. In Master mode, the FPGA automatically loads the configuration program from an external memory. The AT17LV Serial Configuration EEPROM has been designed for compatibility with the Master Serial mode.
	This document discusses the Atmel AT40KEL applications.
Control of Configuration	<ul> <li>Most connections between the FPGA device and the AT17LV Serial EEPROM are simple and self-explanatory.</li> <li>The DATA output of the AT17LV010-10DP configurator drives DIN of the FPGA devices.</li> <li>The master FPGA CCLK output drives the CLK input of the AT17LV010-10DP configurator.</li> <li>The CEO output of any AT17LV010-10DP configurator drives the CE input of the next configurator in a cascaded chain of EEPROMs.</li> <li>SER_EN must be connected to V<sub>CC</sub> (except during ISP).</li> <li>The READY pin is available as an open-collector indicator of the device's reset status; it is driven Low while the device is in its power-on reset cycle and released (tri-stated) when the cycle is complete.</li> </ul>
Cascading Serial Configuration EEPROMs	For multiple FPGAs configured as a daisy-chain, or for FPGAs requiring larger configu- ration memories, cascaded configurators provide additional memory. After the last bit from the first configurator is read, the clock signal to the configurator asserts its CEO output Low and disables its DATA line driver. The second configurator recognizes the Low level on its CE input and enables its DATA output. After configuration is complete, the address counters of all cascaded configurators are reset if the RESET/OE on each configurator is driven to its active (Low) level. If the address counters are not to be reset upon completion, then the RESET/OE input can be tied to its inactive (High) level.
Reset PAT17LV010- 10DPolarity	The AT17LV010-10DP configurator allows the user to program the reset polarity as either RESET/OE or RESET/OE. This feature is supported by industry-standard programmer algorithms.
Programming Mode	The programming mode is entered by bringing $\overline{\text{SER}_{EN}}$ Low. In this mode the chip can be programmed by the Two-Wire serial bus. The programming is done at V <sub>CC</sub> supply only. Programming super voltages are generated inside the chip.
Standby Mode	The AT17LV010-10DP configurator enter a low-power standby mode whenever $\overline{CE}$ is asserted High. In this mode, the AT17LV010-10DP configurator consumes less than 100 µA of current at 3.3V. The output remains in a high-impedance state regardless of the state of the $\overline{OE}$ input.





## **Electrical Characteristics**

### **Absolute Maximum Ratings\***

Operating Temperature55°C to +125°C
Storage Temperature65 °C to +150 °C
Voltage on Any Pin with Respect to Ground0.1V to $\rm V_{\rm CC}$ +0.5V
Supply Voltage (V <sub>CC</sub> )0.5V to +7.0V
Maximum Soldering Temp. (10 sec. @ 1/16 in.)
ESD (R <sub>ZAP</sub> = 1.5K, C <sub>ZAP</sub> = 100 pF)

\*NOTICE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those listed under operating conditions is not implied. Exposure to Absolute Maximum Rating conditions for extended periods of time may affect device reliability.

### **Operating Conditions**

			3.3V		
Symbol	Symbol Description		Min	Мах	Units
V <sub>CC</sub>	Military	-55 to +125°C	3.0	3.6	V


### **DC Characteristics**

#### $V_{CC} = 3.3V \pm 0.3V$


Symbol	Description	AT17LV0		
		Min	Max	Units
V <sub>IH</sub>	High-level Input Voltage	2.0	V <sub>cc</sub>	V
V <sub>IL</sub>	Low-level Input Voltage	0	0.8	V
V <sub>OH</sub>	High-level Output Voltage (I <sub>OH</sub> = -2.5 mA)	2.4		V
V <sub>OL</sub>	Low-level Output Voltage (I <sub>OL</sub> = +3 mA)		0.4	V
I <sub>CCA</sub>	Supply Current, Active Mode		10	mA
I <sub>L</sub>	Input or Output Leakage Current ( $V_{IN} = V_{CC}$ or GND)	-10	10	μA
I <sub>ccs</sub>	Supply Current, Standby Mode		200	μA

6

### **AC Characteristics**



### AC Characteristics when Cascading







### **AC Characteristics**

### $V_{CC}=3.3V\pm0.3V$

		Military		
Symbol	Description	Min	Max	Units
T <sub>OE</sub> <sup>(1)</sup>	OE to Data Delay		55	ns
T <sub>CE</sub> <sup>(1)</sup>	CE to Data Delay		60	ns
T <sub>CAC</sub> <sup>(1)</sup>	CLK to Data Delay		60	ns
Т <sub>ОН</sub>	Data Hold from CE, OE, or CLK	0		ns
T <sub>DF</sub> <sup>(2)</sup>	CE or OE to Data Float Delay		50	ns
T <sub>LC</sub>	CLK Low Time	25		ns
T <sub>HC</sub>	CLK High Time	25		ns
T <sub>SCE</sub>	CE Setup Time to CLK (to guarantee proper counting)	35		ns
T <sub>HCE</sub>	CE Hold Time from CLK (to guarantee proper counting)	0		ns
T <sub>HOE</sub>	OE High Time (guarantees counter is reset)	25		ns
F <sub>MAX</sub>	Maximum Clock Frequency		10	MHz

Notes: 1. AC test lead = 50 pF.

 Float delays are measured with 5 pF AC loads. Transition is measured ± 200 mV from steady-state active levels.

### AC Characteristics when $V_{CC} = 3.3V \pm 0.3V$ Cascading

		Military		
Symbol	Description	Min	Max	Units
$T_{CDF}^{(2)}$	CLK to Data Float Delay		50	ns
T <sub>OCK</sub> <sup>(1)</sup>	CLK to CEO Delay		55	ns
T <sub>OCE</sub> <sup>(1)</sup>	CE to CEO Delay		40	ns
T <sub>OOE</sub> <sup>(1)</sup>	RESET/OE to CEO Delay		40	ns
F <sub>MAX</sub>	Maximum Clock Frequency		10	MHz

Notes: 1. AC test lead = 50 pF.

 Float delays are measured with 5 pF AC loads. Transition is measured ± 200 mV from steady-state active levels.

8

## **Ordering Information**


Memory Size	Ordering Code	Package	Operation Range
1 Mbit	AT17LV010-10DP-E	28-pin Flat Pack	Engineering Samples
1 Mbit	AT17LV010-10DP-M	28-pin Flat Pack	Standard Mil. Temperature
1 Mbit	AT17LV010-10DP-MQ	28-pin Flat Pack	QML Q
1 Mbit	AT17LV010-10DP-SV	28-pin Flat Pack	QML V





## **Packaging Information**

DP (FP28.4)





#### **Atmel Corporation**

2325 Orchard Parkway San Jose, CA 95131 Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

#### **Regional Headquarters**

#### Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Friboura Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

#### Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369

#### Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

#### **Atmel Operations**

Memory

2325 Orchard Parkway San Jose, CA 95131 Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

#### **Microcontrollers**

2325 Orchard Parkway San Jose, CA 95131 Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

#### ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

#### **RF**/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

#### Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

#### e-mail

literature@atmel.com

Web Site http://www.atmel.com

Disclaimer: Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

© Atmel Corporation 2003. All rights reserved. Atmel, the Atmel logo, and combinations thereof are registered trademarks of Atmel Corporation or its subsidiaries. Other terms and product names in this document may be the trademarks of others.



