



July 1999
Revised February 2005

74VCX38

Low Voltage Quad 2-Input NAND Gate with Open Drain Outputs and 3.6V Tolerant Inputs and Outputs

General Description

The VCX38 contains four 2-input NAND gates with open drain outputs. This product is designed for low voltage (1.2V to 3.6V) V_{CC} applications with I/O compatibility up to 3.6V.

The VCX38 is fabricated with advanced CMOS technology to achieve high-speed operation while maintaining CMOS low power dissipation.

Features

- 1.2V to 3.6V V_{CC} supply operation
- 3.6V tolerant inputs and outputs
- t_{PD}
2.8 ns max for 3.0V to 3.6V V_{CC}
- Power-Off high impedance inputs and outputs
- Static Drive (I_{OL})
+24 mA @ 3.0V V_{CC}
- Uses patented Quiet Series™ noise/EMI reduction circuitry
- Latchup performance exceeds JEDEC 78 conditions
- ESD performance:
Human body model > 2000V
Machine model > 250V
- Leadless Pb-Free DQFN package

Ordering Code:

Order Number	Package Number	Package Description
74VCX38M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74VCX38BQX (Note 1)	MLP014A	Pb-Free 14-Terminal Depopulated Quad Very-Thin Flat Pack No Leads (DQFN), JEDEC MO-241, 2.5 x 3.0mm
74VCX38MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VCX38MTCX_NL	MTC14	Pb-Free 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide


Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.
Pb-Free package per JEDEC J-STD-020B.

Note 1: DQFN package available in Tape and Reel.

Quiet Series™ is a trademark of Fairchild Semiconductor Corporation.


74VCX38

Logic Symbol




Connection Diagrams

Pin Assignments for SOIC and TSSOP



Pad Assignments for DQFN



(Top View)

Pin Descriptions

Pin Names	Description
A _n , B _n O _n	Inputs Outputs

Absolute Maximum Ratings ^(Note 2)		Recommended Operating Conditions ^(Note 4)			
Supply Voltage (V_{CC})	-0.5V to +4.6V	Power Supply			
DC Input Voltage (V_I)	-0.5V to +4.6V	Operating	1.2V to 3.6V		
Output Voltage (V_O) (Note 3)	-0.5V to +4.6V	Input Voltage	-0.3V to 3.6V		
DC Input Diode Current (I_{IK})		Output Voltage (V_O)	0V to 3.6V		
$V_I < 0V$	-50 mA	Output Current in I_{OL}			
DC Output Diode Current (I_{OK})					
$V_O < 0V$	-50 mA	$V_{CC} = 3.0V$ to 3.6V	+24 mA		
DC Output Source/Sink Current (I_{OL})	+50 mA	$V_{CC} = 2.3V$ to 2.7V	+18 mA		
DC V_{CC} or Ground Current per	±100 mA	$V_{CC} = 1.65V$ to 2.3V	+6 mA		
Supply Pin (I_{CC} or Ground)		$V_{CC} = 1.4V$ to 1.6V	+2 mA		
Storage Temperature Range (T_{stg})	-65°C to +150°C	$V_{CC} = 1.2V$	±100 µA		
		Free Air Operating Temperature (T_A)	-40°C to +85°C		
		Minimum Input Edge Rate ($\Delta t/\Delta V$)			
		$V_{in} = 0.8V$ to 2.0V, $V_{CC} = 3.0V$	10 ns/V		
Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.					
Note 3: I_O Absolute Maximum Rating must be observed.					
Note 4: Floating or unused inputs must be held HIGH or LOW					
DC Electrical Characteristics					
Symbol	Parameter	Conditions	V_{CC} (V)	Min	Max
V_{IH}	HIGH Level Input Voltage		2.7 - 3.6 2.3 - 2.7 1.65 - 2.3 1.4 - 1.6 1.2	2.0 1.6 $0.65 \times V_{CC}$ $0.65 \times V_{CC}$ $0.65 \times V_{CC}$	
V_{IL}	LOW Level Input Voltage		2.7 - 3.6 2.3 - 2.7 1.65 - 2.3 1.4 - 1.6 1.2		0.8 0.7 $0.35 \times V_{CC}$ $0.35 \times V_{CC}$ $0.05 \times V_{CC}$
V_{OL}	LOW Level Output Voltage	$I_{OL} = 100 \mu A$ $I_{OL} = 12 mA$ $I_{OL} = 18 mA$ $I_{OL} = 24 mA$ $I_{OL} = 100 \mu A$ $I_{OL} = 12 mA$ $I_{OL} = 18 mA$ $I_{OL} = 100 \mu A$ $I_{OL} = 6 mA$ $I_{OL} = 100 \mu A$ $I_{OL} = 2 mA$ $I_{OL} = 100 \mu A$	2.7 - 3.6 2.7 3.0 3.0 2.3 - 2.7 2.3 2.3 1.65 - 2.3 1.65 1.4 - 1.6 1.4 1.2		0.2 0.4 0.4 0.55 0.2 0.4 0.6 0.2 0.3 0.2 0.35 0.2 0.05
I_I	Input Leakage Current	$0 \leq V_I \leq 3.6V$	1.2 - 3.6		±5.0
I_{OFF}	Power-Off Leakage Current	$0 \leq (V_I, V_O) \leq 3.6V$	0		10.0
I_{CC}	Quiescent Supply Current	$V_I = V_{CC}$ or GND $V_{CC} \leq (V_I) \leq 3.6V$	1.2 - 3.6 1.2 - 3.6		20.0 ±20.0
ΔI_{CC}	Increase in I_{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.7 - 3.6		750
I_{OHZ}	Off State Current	$V_O = 3.6$	1.2 - 3.6		10.0

AC Electrical Characteristics (Note 5)

Symbol	Parameter	Conditions	V _{CC} (V)	T _A = -40°C to +85°C		Units	Figure Number	
				Min	Max			
t _{PZL} , t _{PLZ}	Propagation Delay	C _L = 30 pF, R _L = 500Ω	3.3 ± 0.3	0.6	2.8	ns	Figures 1, 2	
			2.5 ± 0.2	0.8	3.7			
			1.8 ± 0.15	1.0	6.7		Figures 3, 4	
	t _{OSHL} t _{OSLH}	C _L = 15 pF, R _L = 2kΩ	1.5 ± 0.1	1.0	13.4	ns		
			1.2		33.5			

Note 5: For C_L = 50pF, add approximately 300 ps to the 30 pF AC maximum specification.

Note 6: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).


Dynamic Switching Characteristics

Symbol	Parameter	Conditions	V _{CC} (V)	T _A = +25°C		Units
				Typical		
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	C _L = 30 pF, V _{IH} = V _{CC} , V _{IL} = 0V	1.8	0.25	V	
			2.5	0.6		
			3.3	0.8		
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	C _L = 30 pF, V _{IH} = V _{CC} , V _{IL} = 0V	1.8	-0.25	V	
			2.5	-0.6		
			3.3	-0.8		

Capacitance

Symbol	Parameter	Conditions	T _A = 25°C		Units
			Typical		
C _{IN}	Input Capacitance	V _I = 0V OR V _{CC} , V _{CC} = 1.8V, 2.5V or 3.3V	6.0		pF
C _{OUT}	Output Capacitance	V _I = 0V or V _{CC} , V _{CC} = 1.8V, 2.5V or 3.3V	7.0		pF
C _{PD}	Power Dissipation Capacitance	V _I = 0V or V _{CC} , f = 10 MHz, V _{CC} = 1.8V, 2.5V or 3.3V	20.0		pF

AC Loading and Waveforms (V_{CC} 3.3V ± 0.3V to 1.8V ± 0.15V)



TEST	SWITCH
t_{PZL}, t_{PLZ}	6V at $V_{CC} = 3.3 \pm 0.3V$; $V_{CC} \times 2$ at $V_{CC} = 2.5V \pm 0.2V; 1.8V$

FIGURE 1. AC Test Circuit





FIGURE 2. Waveform for Open Drain, Inverting and Non-inverting Functions

Symbol	V_{CC}		
	3.3V ± 0.3V	2.5V ± 0.2V	1.8V ± 0.15V
V_{mi}	1.5V	$V_{CC}/2$	$V_{CC}/2$
V_{mo}	1.5V	$V_{CC}/2$	$V_{CC}/2$
V_x	$V_{OL} + 0.3V$	$V_{OL} + 0.15V$	$V_{OL} + 0.15V$

74VCX38

AC Loading and Waveforms ($V_{CC} 1.5 \pm 0.1V$ to $1.2V$)

TEST	SWITCH
t_{PZL}, t_{PLZ}	$V_{CC} \times 2$ at $V_{CC} = 1.5V \pm 0.1V$

FIGURE 3. AC Test Circuit




FIGURE 4. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic


Symbol	V_{CC}
	$1.5V \pm 0.1V$
V_{mi}	$V_{CC}/2$
V_{mo}	$V_{CC}/2$
V_X	$V_{OL} + 0.1V$
V_Y	$V_{OH} - 0.1V$

Tape and Reel Specification

Tape Format for DQFN

Package Designator	Tape Section	Number Cavities	Cavity Status	Cover Tape Status
BQX	Leader (Start End)	125 (typ)	Empty	Sealed
	Carrier	2500/3000	Filled	Sealed
	Trailer (Hub End)	75 (typ)	Empty	Sealed


TAPE DIMENSIONS inches (millimeters)



NOTES: unless otherwise specified

1. Cumulative pitch for feeding holes and cavities (chip pockets) not to exceed 0.008[0.20] over 10 pitch span.
2. Smallest allowable bending radius.
3. Thru hole inside cavity is centered within cavity.
4. Tolerance is ±0.002[0.05] for these dimensions on all 12mm tapes.
5. Ao and Bo measured on a plane 0.120[0.30] above the bottom of the pocket.
6. Ko measured from a plane on the inside bottom of the pocket to the top surface of the carrier.
7. Pocket position relative to sprocket hole measured as true position of pocket. Not pocket hole.
8. Controlling dimension is millimeter. Dimension in inches rounded.


REEL DIMENSIONS inches (millimeters)



Tape Size	A	B	C	D	N	W1	W2
12 mm (330)	13.0 (330)	0.059 (1.50)	0.512 (13.00)	0.795 (20.20)	7.008 (178)	0.488 (12.4)	0.724 (18.4)


74VCX38

Physical Dimensions inches (millimeters) unless otherwise noted



**14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
Package Number M14A**

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)








NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-241, VARIATION AA
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994

MLP014ArevA

Pb-Free 14-Terminal Depopulated Quad Very-Thin Flat Pack No Leads (DQFN), JEDEC MO-241, 2.5 x 3.0mm
Package Number MLP014A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB, REF NOTE 6, DATED 7/93
- B. DIMENSIONS ARE IN MILLIMETERS
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS
- D. DIMENSIONING AND TOLERANCES PER ANSI Y14.5M, 1982

MTC14revD

**14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Package Number MTC14**

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com