

FEATURES

- 25, 35, 45 ns Read Access & R/W Cycle Time
- Unlimited Read/Write Endurance
- Automatic Non-volatile STORE on Power Loss
- Non-Volatile STORE Under Hardware or Software Control
- Automatic RECALL to SRAM on Power Up
- Unlimited RECALL Cycles
- 200K STORE Cycles
- 20-Year Non-volatile Data Retention
- Single 3 V + 20%, -10% Power Supply
- Commercial and Industrial Temperatures
- Small Footprint SOIC & SSOP Packages (RoHS-Compliant)


DESCRIPTION

The Simtek STK14CA8 is a 1Mb fast static RAM with a non-volatile Quantum Trap storage element included with each memory cell.

The SRAM provides the fast access & cycle times, ease of use and unlimited read & write endurance of a normal SRAM.

Data transfers automatically to the non-volatile storage cells when power loss is detected (the *STORE* operation). On power up, data is automatically restored to the SRAM (the *RECALL* operation). Both STORE and RECALL operations are also available under software control.

The Simtek nvSRAM is the first monolithic non-volatile memory to offer unlimited writes and reads. It is the highest performance, most reliable non-volatile memory available.





This product conforms to specifications per the terms of Simtek standard warranty. The product has completed Simtek internal qualification testing and has reached production status.

Document Control #ML0022 Rev 1.5 February 2007


BLOCK DIAGRAM

PACKAGES





32 Pin SOIC



Relative PCB area usage.

See website for detailed package size specifications.

| Pin Name | I/O | Description |
|---------------------------------|--------------|--|
| A ₁₆ -A ₀ | Input | Address: The 17 address inputs select one of 131,072 bytes in the nvSRAM array |
| DQ7-DQ0 | I/O | Data: Bi-directional 8-bit data bus for accessing the nvSRAM |
| Ē | Input | Chip Enable: The active low \overline{E} input selects the device |
| W | Input | Write Enable: The active low \overline{W} enables data on the DQ pins to be written to the address location latched by the falling edge of \overline{E} |
| G | Input | Output Enable: The active low \overline{G} input enables the data output buffers during read cycles. De-asserting \overline{G} high caused the DQ pins to tri-state. |
| V _{CC} | Power Supply | Power: 3.0V, +20%, -10% |
| HSB | I/O | Hardware Store Busy: When low this output indicates a Store is in progress. When pulled low external to the chip, it will initiate a nonvolatile STORE operation. A weak pull up resistor keeps this pin high if not connected. (Connection Optional). |
| V _{CAP} | Power Supply | Autostore Capacitor: Supplies power to nvSRAM during power loss to store data from SRAM to nonvolatile storage elements. |
| V _{SS} | Power Supply | Ground |
| (Blank) | No Connect | Unlabeled pins have no internal connections. |

PIN DESCRIPTIONS



ABSOLUTE MAXIMUM RATINGS

| Voltage on Input Relative to Ground –0.5V to 4.1V |
|--|
| Voltage on Input Relative to V_{SS} 0.5V to (V_{CC} + 0.5V) |
| Voltage on DQ_{0-7} or \overline{HSB} |
| Temperature under Bias |
| Junction Temperature |
| Storage Temperature |
| Power Dissipation 1W |
| DC Output Current (1 output at a time, 1s duration) 15mA |

Note a: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC CHARACTERISTICS(V_{CC} = 2.7V-

Package Thermal Characteristics - See Website at http://www.simtek.com

3.6V)

| | DADAMETED | COMM | ERCIAL | INDU | STRIAL | | 10750 |
|-------------------|---|----------------------|-----------------------|----------------------|-----------------------|----------------|--|
| SYMBOL | PARAMETER | MIN | MAX | MIN | MAX | UNITS | NOTES |
| I _{CC1} | Average V _{CC} Current | | | | | | |
| | | | 65 55 50 | | 70 60 55 | mA mA mA | t _{AVAV} = 25ns t _{AVAV} = 35ns t _{AVAV} = 45ns Dependent on output loading and cycle rate. Values obtained without output loads. |
| I _{CC2} | Average V _{CC} Current during STORE | | 3 | | 3 | mA | All Inputs Don't Care, V _{CC} = max Average current for duration of STORE cycle (t _{STORE}) |
| I _{CC3} | Average V _{CC} Current at t _{AVAV} = 200ns 3V, 25°C, Typical | | 10 | | 10 | mA | $\overline{W} \ge (V_{CC} - 0.2V)$ All Other Inputs Cycling at CMOS Levels Dependent on output loading and cycle rate. Values obtained without output loads. |
| I _{CC4} | Average V _{CAP} Current during AutoStore Cycle | | 3 | | 3 | mA | All Inputs Don't Care Average current for duration of STORE cycle (t _{STORE}) |
| I _{SB} | V _{CC} Standby Current (Standby, Stable CMOS Levels) | | 3 | | 3 | mA | $\label{eq:constant} \begin{split} \overline{E} &\geq (V_{CC} \text{ -0.2V}) \\ \text{All Others } V_{IN} &\leq 0.2 \text{V or } \geq (V_{CC} \text{ -0.2V}) \\ \text{Standby current level after nonvolatile} \\ \text{cycle complete} \end{split}$ |
| I _{ILK} | Input Leakage Current | | ±1 | | ±1 | μΑ | V_{CC} = max V_{IN} = V_{SS} to V_{CC} |
| I _{OLK} | Off-State Output Leakage Current | | ±1 | | ±1 | μA | $V_{CC} = max$ $V_{IN} = V_{SS}$ to V_{CC} , \overline{E} or $\overline{G} \ge V_{IH}$ |
| V _{IH} | Input Logic "1" Voltage | 2.0 | V _{CC} + 0.3 | 2.0 | V _{CC} + 0.3 | V | All Inputs |
| VIL | Input Logic "0" Voltage | V _{SS} –0.5 | 0.8 | V _{SS} -0.5 | 0.8 | V | All Inputs |
| V _{OH} | Output Logic "1" Voltage | 2.4 | | 2.4 | | V | I _{OUT} =-2mA |
| V _{OL} | Output Logic "0" Voltage | | 0.4 | | 0.4 | V | I _{OUT} = 4mA |
| T _A | Operating Temperature | 0 | 70 | -40 | 85 | °C | |
| V _{CC} | Operating Voltage | 2.7 | 3.6 | 2.7 | 3.6 | V | 3.3V + 0.3V |
| V _{CAP} | Storage Capacitance | 17 | 120 | 17 | 120 | μF | Between $V_{\mbox{CAP}}$ pin and $V_{\mbox{SS}},$ 5V rated. |
| NV _C | Nonvolatile STORE operations | 200 | | 200 | | К | |
| DATA _R | Data Retention | 20 | | 20 | | Years | @ 55 deg C |

Note: The HSB pin has I_{OUT} =-10 uA for V_{OH} of 2.4 V, this parameter is characterized but not tested.



<u>STK14CA8</u>


AC TEST CONDITIONS

| Input Pulse Levels |
|---|
| Input Rise and Fall Times $\ldots \le 5$ ns |
| Input and Output Timing Reference Levels |
| Output Load |
| |

CAPACITANCE^b ($T_A = 25^{\circ}C, f = 1.0MHz$)

| SYMBOL | PARAMETER | MAX | UNITS | CONDITIONS |
|------------------|---------------------|-----|-------|------------------------|
| C _{IN} | N Input Capacitance | | pF | $\Delta V = 0$ to $3V$ |
| C _{OUT} | Output Capacitance | 7 | pF | $\Delta V = 0$ to $3V$ |

Note b: These parameters are guaranteed but not tested.








Figure 2: AC Output Loading for Tristate Specs (t_{HZ} , t_{LZ} , t_{WLQZ} , t_{WHQZ} , t_{GLQX} , t_{GHQZ})



SRAM READ CYCLES #1 & #2

| NO. | | SYMBOLS | | DADAMETED | STK14 | CA8-25 | STK14 | CA8-35 | STK14 | CA8-45 | |
|-----|---------------------|-----------------------|------------------|-----------------------------------|-------|--------|-------|--------|-------|--------|-------|
| NO. | #1 | #2 | Alt. | PARAMETER | MIN | MAX | MIN | MAX | MIN | MAX | UNITS |
| 1 | | t _{ELQV} | t _{ACS} | Chip Enable Access Time | | 25 | | 35 | | 45 | ns |
| 2 | t _{AVAV} c | t _{AVAV} c | t _{RC} | Read Cycle Time | 25 | | 35 | | 45 | | ns |
| 3 | t _{AVQV} d | t _{AVQV} d | t _{AA} | Address Access Time | | 25 | | 35 | | 45 | ns |
| 4 | | t _{GLQV} | t _{OE} | Output Enable to Data Valid | | 12 | | 15 | | 20 | ns |
| 5 | t _{AXQX} d | t _{AXQX} d | t _{он} | Output Hold after Address Change | 3 | | 3 | | 3 | | ns |
| 6 | | t _{ELQX} | t _{LZ} | Chip Enable to Output Active | 3 | | 3 | | 3 | | ns |
| 7 | | t _{EHQZ} e | t _{HZ} | Chip Disable to Output Inactive | | 10 | | 13 | | 15 | ns |
| 8 | | t _{GLQX} | t _{OLZ} | Output Enable to Output Active | 0 | | 0 | | 0 | | ns |
| 9 | | t _{GHQZ} e | t _{OHZ} | Output Disable to Output Inactive | | 10 | | 13 | | 15 | ns |
| 10 | | t _{ELICCH} b | t _{PA} | Chip Enable to Power Active | 0 | | 0 | | 0 | | ns |
| 11 | | t _{EHICCL} b | t _{PS} | Chip Disable to Power Standby | | 25 | | 35 | | 45 | ns |


Note c: \overline{W} must be high during SRAM READ cycles.

Note d: Device is continuously selected with \overline{E} and \overline{G} both low


Note e: Measured \pm 200mV from steady state output voltage.

Note f: HSB must remain high during READ and WRITE cycles.

SRAM READ CYCLE #1: Address Controlled^{c,d,f}



SRAM READ CYCLE #2: E Controlled^{c,f}






SRAM WRITE CYCLES #1 & #2

| | | SYMBOLS | | DADAMETED | STK14 | CA8-25 | STK14CA8-35 | | STK14CA8-45 | | |
|-----|-----------------------------------|-------------------|-----------------|----------------------------------|-------|--------|-------------|-----|-------------|-----|-------|
| NO. | #1 | #2 | Alt. | PARAMETER | MIN | MAX | MIN | MAX | MIN | MAX | UNITS |
| 12 | t _{AVAV} | t _{AVAV} | t _{WC} | Write Cycle Time | | | 35 | | 45 | | ns |
| 13 | t _{WLWH} | t _{WLEH} | t _{WP} | Write Pulse Width | 20 | | 25 | | 30 | | ns |
| 14 | t _{ELWH} | t _{ELEH} | t _{CW} | Chip Enable to End of Write | 20 | | 25 | | 30 | | ns |
| 15 | t _{DVWH} | t _{DVEH} | t _{DW} | Data Set-up to End of Write | 10 | | 12 | | 15 | | ns |
| 16 | t _{WHDX} | t _{EHDX} | t _{DH} | Data Hold after End of Write | 0 | | 0 | | 0 | | ns |
| 17 | t _{AVWH} | t _{AVEH} | t _{AW} | Address Set-up to End of Write | 20 | | 25 | | 30 | | ns |
| 18 | t _{AVWL} | t _{AVEL} | t _{AS} | Address Set-up to Start of Write | 0 | | 0 | | 0 | | ns |
| 19 | t _{WHAX} | t _{EHAX} | t _{WR} | Address Hold after End of Write | 0 | | 0 | | 0 | | ns |
| 20 | t _{WLQZ} ^{e, g} | | t _{WZ} | Write Enable to Output Disable | | 10 | | 13 | | 15 | ns |
| 21 | t _{WHQX} | | t _{OW} | Output Active after End of Write | | | 3 | | 3 | | ns |


Note g: If \overline{W} is low when \overline{E} goes low, the outputs remain in the high-impedance state.

Note h: \overline{E} or \overline{W} must be $\ge V_{IH}$ during address transitions.

SRAM WRITE CYCLE #1: W Controlled^{g,h}



SRAM WRITE CYCLE #2: E Controlled^{g,h}





STK14CA8

AutoStore/POWER-UP RECALL


| NO. | SYMBOLS | | PARAMETER | | 4CA8 | | NOTES |
|-----|----------------------|-------------------|---------------------------|-----|------|----|-------|
| NO. | Standard | Alternate | FARAMEIER | MIN | MAX | 00 | NOTES |
| 22 | t _{HRECALL} | | Power-up RECALL Duration | | 20 | ms | i |
| 23 | t _{STORE} | t _{HLHZ} | STORE Cycle Duration | | 12.5 | ms | j,k |
| 24 | V _{SWITCH} | | Low Voltage Trigger Level | | 2.65 | V | |
| 25 | V _{CCRISE} | | V _{CC} Rise Time | 150 | | μs | |

Note i: $t_{HRECALL}$ starts from the time V_{CC} rises above V_{SWITCH}

Note j: If an SRAM WRITE has not taken place since the last nonvolatile cycle, no STORE will take place

Note k: Industrial Grade Devices require 15 ms MAX.

AutoStore/POWER-UP RECALL



Note: Read and Write cycles will be ignored during STORE, RECALL and while V_{CC} is below V_{SWITCH}



SOFTWARE-CONTROLLED STORE/RECALL CYCLE^{I,m}


| NO | Symbols | | | PARAMETER | | STK14CA8-35 | | STK14CA8-35 | | STK14CA8-45 | | NOTES |
|-----|---------------------|---------------------|-----------------|------------------------------------|-----|-------------|-----|-------------|-----|-------------|-------|-------|
| NO. | E Cont | G Cont | Alternate | PARAMETER | MIN | MAX | MIN | MAX | MIN | МАХ | UNITS | NOTES |
| 26 | t _{AVAV} | t _{AVAV} | t _{RC} | STORE/RECALL Initiation Cycle Time | 25 | | 35 | | 45 | | ns | m |
| 27 | t _{AVEL} | t _{AVGL} | t _{AS} | Address Set-up Time | 0 | | 0 | | 0 | | ns | |
| 28 | t _{ELEH} | t _{GLGH} | t _{CW} | Clock Pulse Width | 20 | | 25 | | 30 | | ns | |
| 29 | t _{EHAX} | t _{GHAX} | | Address Hold Time | 1 | | 1 | | 1 | | ns | |
| 30 | t _{RECALL} | t _{RECALL} | | RECALL Duration | | 50 | | 50 | | 50 | μs | |

Note I: The software sequence is clocked with \overline{E} controlled READs or \overline{G} controlled READs

Note m: The six consecutive addresses must be read in the order listed in the Mode Selection Table. W must be high during all six consecutive cycles.

SOFTWARE STORE/RECALL CYCLE: E CONTROLLED^m 26 26 $t_{\Delta 1/\Delta 1}$ t_{AVAV} ADDRESS #1 ADDRESS #6 ADDRESS 27 28 t_{AVEL} t_{ELEH} E 29 t_{EHAX} G 23 30 1 t_{STORE} t_{RECALL} HIGH IMPEDENCE DATA VALID DATA VALID DQ (DATA) -

SOFTWARE STORE/RECALL CYCLE: G CONTROLLED^m








STK14CA8

HARDWARE STORE CYCLE

| | SYMBOLS | | PARAMETER | STK1 | 4CA8 | UNITS | NOTES |
|----|--------------------|-------------------|---------------------------------|------|------|-------|-------|
| | Standard | Alternate | FARAMETER | MIN | MAX | UNITS | NOTES |
| 31 | t _{DELAY} | t _{HLQZ} | Hardware STORE to SRAM Disabled | 1 | 70 | μs | n |
| 32 | t _{HLHX} | | Hardware STORE Pulse Width | | | ns | |

Note n: On a hardware STORE initiation, SRAM operation continues to be enabled for time t_{DELAY} to allow read/write cycles to complete

HARDWARE STORE CYCLE




Soft Sequence Commands

| NO. | SYMBOLS | PARAMETER | STK14 CA8 | | UNITS | NOTES |
|-----|---|-----------|--------------|-----|-------|-------|
| | Standard | | MIN | MAX | | |
| 34 | t _{SS} Soft Sequence Processing Time | | | 70 | μs | o,p |

Notes:

o: This is the amount of time that it takes to take action on a soft sequence command. Vcc power must remain high to effectively register command.

p: Commands like Store and Recall lock out I/O until operation is complete which further increases this time. See specific command.





<u>STK14CA8</u>

MODE SELECTION

| Ē | w | G | A ₁₅ -A ₀ | Mode | I/O | Power | Notes |
|---|---|---|--|---|---|----------------------------|-------|
| н | Х | Х | Х | Not Selected | Output High Z | Standby | |
| L | Н | L | Х | Read SRAM | Output Data | Active | |
| L | L | Х | Х | Write SRAM | Input Data | Active | |
| L | н | L | 0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x8B45 | Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Disable | Output Data Output Data Output Data Output Data Output Data Output Data Output Data | Active | q,r,s |
| L | н | L | 0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x8B46 | Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM AutoStore Enable | Output Data Output Data Output Data Output Data Output Data Output Data Output Data | Active | q,r,s |
| L | н | L | 0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x8FC0 | Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile Store | Output Data Output Data Output Data Output Data Output Data Output High Z | Active I _{CC2} | q,r,s |
| L | Н | L | 0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x4C63 | Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile Recall | Output Data Output Data Output Data Output Data Output Data Output High Z | Active | q,r,s |

Notes

q: The six consecutive addresses must be in the order listed. W must be high during all six consecutive cycles to enable a nonvolatile cycle.

r: While there are 17 addresses on the STK14CA8, only the lower 16 are used to control software modes

s: I/O state depends on the state of $\overline{G}.$ The I/O table shown assumes \overline{G} low



nvSRAM OPERATION

nvSRAM

The STK14CA8 nvSRAM is made up of two functional components paired in the same physical cell. These are the SRAM memory cell and a nonvolatile QuantumTrap cell. The SRAM memory cell operates like a standard fast static RAM. Data in the SRAM can be transferred to the nonvolatile cell (the STORE operation), or from the nonvolatile cell to SRAM (the RECALL operation). This unique architecture allows all cells to be stored and recalled in parallel. During the STORE and RECALL operations SRAM READ and WRITE operations are inhibited. The STK14CA8 supports unlimited read and writes like a typical SRAM. In addition, it provides unlimited RECALL operations from the nonvolatile cells and up to 200K STORE operations.

SRAM READ

The STK14CA8 performs a READ cycle whenever \overline{E} and \overline{G} are low while \overline{W} and \overline{HSB} are high. The address specified on pins A₀₋₁₆ determine which of the 131,072 data bytes will be accessed. When the READ is initiated by an address transition, the outputs will be valid after a delay of t_{AVQV} (READ cycle #1). If the READ is initiated by \overline{E} and \overline{G} , the outputs will be valid at t_{ELQV} or at t_{GLQV}, whichever is later (READ cycle #2). The data outputs will repeatedly respond to address changes within the t_{AVQV} access time without the need for transitions on any control input pins, and will remain valid until another address change or until \overline{E} or \overline{G} is brought high, or \overline{W} and HSB is brought low.

SRAM WRITE

A WRITE cycle is performed whenever \overline{E} and \overline{W} are low and HSB is high. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either \overline{E} or \overline{W} goes high at the end of the cycle. The data on the common I/O pins DQ0-7 will be written into memory if it is valid t_{DVWH} before the end of a \overline{W} controlled WRITE or t_{DVEH} before the end of an \overline{E} controlled WRITE.

It is recommended that \overline{G} be kept high during the entire WRITE cycle to avoid data bus contention on common I/O lines. If \overline{G} is left low, internal circuitry will turn off the output buffers t_{WLQZ} after \overline{W} goes low.

AutoStore OPERATION

The STK14CA8 stores data to nvSRAM using one of three storage operations. These three operations are Hardware Store (activated by HSB), Software Store (activated by an address sequence), and AutoStore (on power down).

AutoStore operation is a unique feature of Simtek QuanumTrap technology is enabled by default on the STK14CA8.

During normal operation, the device will draw current from V_{CC} to charge a capacitor connected to the V_{CAP} pin. This stored charge will be used by the chip to perform a single STORE operation. If the voltage on the V_{CC} pin drops below V_{SWITCH} , the part will automatically disconnect the V_{CAP} pin from V_{CC} . A STORE operation will be initiated with power provided by the V_{CAP} capacitor.

Figure 3 shows the proper connection of the storage capacitor (V_{CAP}) for automatic store operation. Refer to the DC CHARACTERISTICS table for the size of V_{CAP} . The voltage on the V_{CAP} pin is driven to 5V by a charge pump internal to the chip. A pull up should be placed on \overline{W} to hold it inactive during power up.

To reduce unneeded nonvolatile stores, AutoStore and Hardware Store operations will be ignored unless at least one WRITE operation has taken place since the most recent STORE or RECALL cycle. Software initiated STORE cycles are performed regardless of whether a WRITE operation




Figure 3. AutoStore Mode



has taken place. The $\overline{\text{HSB}}$ signal can be monitored by the system to detect an AutoStore cycle is in progress.

HARDWARE STORE (HSB) OPERATION

The STK14CA8 provides the HSB pin for controlling and acknowledging the STORE operations. The HSB pin can be used to request a hardware STORE cycle. When the HSB pin is driven low, the STK14CA8 will conditionally initiate a STORE operation after t_{DELAY} . An actual STORE cycle will only begin if a WRITE to the SRAM took place since the last STORE or RECALL cycle. The HSB pin also acts as an open drain driver that is internally driven low to indicate a busy condition while the STORE (initiated by any means) is in progress. This pin should be externally pulled up if it is used to drive other inputs.

SRAM READ and WRITE operations that are in progress when HSB is driven low by any means are given time to complete before the STORE operation is initiated. After HSB goes low, the STK14CA8 will continue to allow SRAM operations for t_{DELAY} . During t_{DELAY} , multiple SRAM READ operations may take place. If a WRITE is in progress when HSB is pulled low, it will be allowed a time, t_{DELAY} , to complete. However, any SRAM WRITE cycles requested after HSB goes low will be inhibited until HSB returns high.

If $\overline{\text{HSB}}$ is not used, it should be left unconnected.

HARDWARE RECALL (POWER-UP)

During power up or after any low-power condition (V_{CC} < V_{SWITCH}), an internal RECALL request will be latched. When V_{CC} once again exceeds the sense voltage of V_{SWITCH} , a RECALL cycle will automatically be initiated and will take $t_{HRECALL}$ to complete.

SOFTWARE STORE

Data can be transferred from the SRAM to the nonvolatile memory by a software address sequence. The STK14CA8 software STORE cycle is initiated by executing sequential E controlled or G controlled READ cycles from six specific address locations in exact order. During the STORE cycle, previous data is erased and then the new data is programmed into the nonvolatile elements. Once a STORE cycle is initiated, further memory inputs and outputs are disabled until the cycle is completed. To initiate the software STORE cycle, the following READ sequence must be performed:

| 1 Read Address | 0x4E38 | Valid READ |
|----------------|--------|----------------------|
| 2 Read Address | 0xB1C7 | Valid READ |
| 3 Read Address | 0x83E0 | Valid READ |
| 4 Read Address | 0x7C1F | Valid READ |
| 5 Read Address | 0x703F | Valid READ |
| 6 Read Address | 0x8FC0 | Initiate STORE Cycle |
| | | |

Once the sixth address in the sequence has been entered, the STORE cycle will commence and the chip will be disabled. It is important that READ cycles and not WRITE cycles be used in the sequence and that \overline{G} is active. After the t_{STORE} cycle time has been fulfilled, the SRAM will again be activated for READ and WRITE operation.

SOFTWARE RECALL

Data can be transferred from the nonvolatile memory to the SRAM by a software address sequence. A software RECALL cycle is initiated with a sequence of READ operations in a manner similar to the software STORE initiation. To initiate the RECALL cycle, the following sequence of \overline{E} controlled or \overline{G} controlled READ operations must be performed:

| 1 Read Address | 0x4E38 | Valid READ |
|----------------|--------|-----------------------|
| 2 Read Address | 0xB1C7 | Valid READ |
| 3 Read Address | 0x83E0 | Valid READ |
| 4 Read Address | 0x7C1F | Valid READ |
| 5 Read Address | 0x703F | Valid READ |
| 6 Read Address | 0x4C63 | Initiate RECALL Cycle |

Internally, RECALL is a two-step procedure. First, the SRAM data is cleared, and second, the nonvolatile information is transferred into the SRAM cells. After the t_{RECALL} cycle time, the SRAM will once again be ready for READ or WRITE operations. The RECALL operation in no way alters the data in the nonvolatile storage elements.



DATA PROTECTION

The STK14CA8 protects data from corruption during low-voltage conditions by inhibiting all externally initiated STORE and WRITE operations. The low-voltage condition is detected when V_{CC} <V_{SWITCH}.

If the STK14CA8 is in a WRITE mode (both \overline{E} and \overline{W} low) at power-up, after a RECALL, or after a STORE, the WRITE will be inhibited until a negative transition on \overline{E} or \overline{W} is detected. This protects against inadvertent writes during power up or brown out conditions.

NOISE CONSIDERATIONS

The STK14CA8 is a high-speed memory and so must have a high-frequency bypass capacitor of approximately 0.1 μF connected between V_{CC} and V_{SS} , using leads and traces that are a short as possible. As with all high-speed CMOS ICs, careful routing of power, ground, and signals will reduce circuit noise.

LOW AVERAGE ACTIVE POWER

CMOS technology provides the STK14CA8 with the benefit of power supply current that scales with cycle time. Less current will be drawn as the memory cycle time becomes longer than 50 ns. Figure 4 shows the relationship between I_{CC} and READ/WRITE cycle time. Worst-case current consumption is shown for commercial temperature range, V_{CC} =3.6V, and chip enable at maximum frequency. Only standby current is drawn when the chip is disabled. The overall average current drawn by the STK14CA8 depends on the following items:

- 1 The duty cycle of chip enable
- 2 The overall cycle rate for operations
- 3 The ratio of READs to WRITEs
- 4 The operating temperature
- 5 The V_{CC} Level
- 6 I/O Loading




Figure 4 - Current vs Cycle Time





<u>STK14CA8</u>

PREVENTING AUTOSTORE

The AutoStore function can be disabled by initiating an *AutoStore Disable* sequence. A sequence of READ operations is performed in a manner similar to the software STORE initiation. To initiate the *AutoStore Disable* sequence, the following sequence of \vec{E} controlled or \vec{G} controlled READ operations must be performed:

| 1 Read Address 0x4E38 Valid READ | 1 | Read Address | 0x4E38 | Valid READ |
|----------------------------------|---|--------------|--------|------------|
|----------------------------------|---|--------------|--------|------------|


- 2 Read Address 0xB1C7 Valid READ
- 3 Read Address 0x83E0 Valid READ
- 4 Read Address 0x7C1F Valid READ
- 5 Read Address 0x703F Valid READ
- 6 Read Address 0x8B45 AutoStore Disable

The AutoStore can be re-enabled by initiating an *AutoStore Enable* sequence. A sequence of READ

operations is performed in a manner similar to the software RECALL initiation. To initiate the *AutoStore Enable* sequence, the following sequence of E controlled or G controlled READ operations must be performed:

| 0x4E38 | Valid READ |
|--------|--------------------------------------|
| 0xB1C7 | Valid READ |
| 0x83E0 | Valid READ |
| 0x7C1F | Valid READ |
| 0x703F | Valid READ |
| 0x4B46 | AutoStore Enable |
| | 0xB1C7 0x83E0 0x7C1F 0x703F |

If the AutoStore function is disabled or re-enabled, a manual STORE operation (Hardware or Software) needs to be issued to save the AutoStore state through subsequent power down cycles. The part comes from the factory with AutoStore enabled.






ORDERING CODES

| STK14CA8-NF25 | 3V 128Kx8 AutoStore nvSRAM SOP32-300 | Commercial |
|------------------|---------------------------------------|------------|
| STK14CA8-NF35 | 3V 128Kx8 AutoStore nvSRAM SOP32-300 | Commercial |
| STK14CA8-NF45 | 3V 128Kx8 AutoStore nvSRAM SOP32-300 | Commercial |
| STK14CA8-NF25TR | 3V 128Kx8 AutoStore nvSRAM SOP32-300 | Commercial |
| STK14CA8-NF35TR | 3V 128Kx8 AutoStore nvSRAM SOP32-300 | Commercial |
| STK14CA8-NF45TR | 3V 128Kx8 AutoStore nvSRAM SOP32-300 | Commercial |
| STK14CA8-RF25 | 3V 128Kx8 AutoStore nvSRAM SSOP48-300 | Commercial |
| STK14CA8-RF35 | 3V 128Kx8 AutoStore nvSRAM SSOP48-300 | Commercial |
| STK14CA8-RF45 | 3V 128Kx8 AutoStore nvSRAM SSOP48-300 | Commercial |
| STK14CA8-RF25TR | 3V 128Kx8 AutoStore nvSRAM SSOP48-300 | Commercial |
| STK14CA8-RF35TR | 3V 128Kx8 AutoStore nvSRAM SSOP48-300 | Commercial |
| STK14CA8-RF45TR | 3V 128Kx8 AutoStore nvSRAM SSOP48-300 | Commercial |
| STK14CA8-NF25I | 3V 128Kx8 AutoStore nvSRAM SOP32-300 | Industrial |
| STK14CA8-NF35I | 3V 128Kx8 AutoStore nvSRAM SOP32-300 | Industrial |
| STK14CA8-NF45I | 3V 128Kx8 AutoStore nvSRAM SOP32-300 | Industrial |
| STK14CA8-NF25ITR | 3V 128Kx8 AutoStore nvSRAM SOP32-300 | Industrial |
| STK14CA8-NF35ITR | 3V 128Kx8 AutoStore nvSRAM SOP32-300 | Industrial |
| STK14CA8-NF45ITR | 3V 128Kx8 AutoStore nvSRAM SOP32-300 | Industrial |
| STK14CA8-RF25I | 3V 128Kx8 AutoStore nvSRAM SSOP48-300 | Industrial |
| STK14CA8-RF35I | 3V 128Kx8 AutoStore nvSRAM SSOP48-300 | Industrial |
| STK14CA8-RF45I | 3V 128Kx8 AutoStore nvSRAM SSOP48-300 | Industrial |
| STK14CA8-RF25ITR | 3V 128Kx8 AutoStore nvSRAM SSOP48-300 | Industrial |
| STK14CA8-RF35ITR | 3V 128Kx8 AutoStore nvSRAM SSOP48-300 | Industrial |
| STK14CA8-RF45ITR | 3V 128Kx8 AutoStore nvSRAM SSOP48-300 | Industrial |
| | | |




PACKAGE DRAWINGS


32 Pin 300 mil SOIC








48 Pin 300 mil SSOP













STK14CA8

Document Revision History

| Rev | Date | Change | | | |
|-----|----------------|---------------------------|---|-------------------|---------------------------------|
| 0.0 | January 2003 | Publish New Datas | Publish New Datasheet | | |
| 0.1 | May 2003 | | Add 48-pin SSOP, Modify AutoStore Diagram, Update Mode Selection Table and Absolute Maximum Ratings, Added G controlled software store. | | |
| 0.2 | September 2003 | Added lead-free fin | nish | | |
| 1.0 | December 2004 | | | | |
| | | Parameter | Old Value | New Value | Notes |
| | | V _{CAP} Min | 10uF | 17uF | |
| | | t _{vccrise} | NA | 150 us | New Spec |
| | | I _{CC1} Max Com. | 35 mA | 50 mA | @45 ns access |
| | | I _{CC1} Max Com. | 40 mA | 55 mA | @35 ns access |
| | | I _{CC1} Max Com. | 50 mA | 65 mA | @25 ns access |
| | | I _{CC1} Max Ind. | 35 mA | 55 mA | @45 ns access |
| | | I _{CC1} Max Ind. | 45 mA | 60 mA | @35 ns access |
| | | I _{CC1} Max Ind. | 55 mA | 70 mA | @25 ns access |
| | | I _{CC2} Max | 1.5 mA | 3.0 mA | Com. & Ind. |
| | | I _{CC4} Max | 0.5 mA | 3.0 mA | Com. & Ind. |
| | | t _{HRECALL} | 5 ms | 20 ms | |
| | | t _{store} | 10 ms | 12.5 ms | |
| | | t _{RECALL} | 20 us | 40 us | |
| | | t _{GLQV} | 10 ns | 12 ns | 25 ns device |
| 1.1 | August 2005 | | | | |
| | | Parameter | Old Value | New Value | Notes |
| | | I _{CC3} Max Com. | 5 mA | 10 mA | |
| | | I _{CC3} Max Ind. | 5 mA | 10 mA | |
| | | I _{SB} Max Com. | 2 mA | 3 mA | |
| | | I _{SB} Max Ind. | 2 mA | 3 mA | |
| | | t _{RECALL} | 40 us | 50 us | Soft Recall Industrial Grade |
| | | t _{store} | 12.5 ms | 15 ms | Only |
| | | NVc | 1x10 ⁶ | 5x10 ⁵ | Contact Simtek For Details |



| Rev | Date | Change | | | | | |
|-----|----------------|---|--|----------------------------------|---|--|--|
| 1.2 | September 2005 | Added an Extended Temperature Range device tested from -55 degree C to +85 degree C | | | | | |
| 1.3 | December 2005 | | | | | | |
| | | Parameter | Parameter Old Value New Value | | Notes | | |
| | | t _{RECALL} t _{ss} | 60 us Undefined | 50 us 70 us | Typographical Error In Datasheet | | |
| | | DATA _R | 100 Years at Unspecified Temperature | 20 Years @ Max Temperature | New Data Retention Specification | | |
| 1.4 | March 2006 | Removed Lead | Plated Lead Fir | iish | | | |
| 1.5 | February 2007 | | | | | | |
| | | Parameter | Old Value | New Value | Notes | | |
| | | NV _C | 500K 20 Years @ | 200K 20 Years @ | New Nonvolatile Store Cycle Spec New Data Retention | | |
| | | DATA _R | 85 C | 55 C | Spec | | |
| | | V _{SWITCH} Min. | 2.55 V | | No Min. Spec | | |
| | | I _{OUT} (HSB) t _{ELAX} , t _{GLAX} | 20 ns | -10 uA | Not Specified Before Removed | | |
| | | t _{EHAX} , t _{GHAX} | | 1 ns | New Spec | | |
| | | t _{DELAY} Max. | | 70 us | New Spec | | |
| | | t _{HLBL} | 300ns 70 uS Min. | 70 uS Max. | Spec Not Required Typo | | |
| | | t _{ss} | | | Supports Upgrades | | |
| | | Added tape and | - | ption | From 14C88-3 | | |

SIMTEK STK14CA8 Datasheet, February 2007

Copyright 2007, Simtek Corporation. All rights reserved.

This datasheet may only be printed for the expressed use of Simtek Customers. No part of the datasheet may be reproduced in any other form or means without the express written permission from Simtek Corporation. The information contained in this publication is believed to be accurate, but changes may be made without notice. Simtek does not assume responsibility for, or grant or imply any warranty, including MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE regarding this information, the product or its use. Nothing herein constitutes a license, grant or transfer of any rights to any Simtek patent, copyright, trademark, or other proprietary right.

