## FEATURES

- Eight Independent Channel 12-Bit DACs with Output Amplifiers
- Low Power 320 mW (typ.)
- Parallel Digital Data and Address Port
- Double Buffered Data Interface
- Readback of DAC Latches
- Zero Volt Output Preset (Data = 10 .. 00)
- 12-Bit Resolution, 11-Bit Accuracy
- Extremely Well Matched DACs
- Extremely Low Analog Ground Current (<60 $\mathrm{A} \mathrm{A} /$ Channel)
- $\pm 10$ V Output Swing with $\pm 11.4 \mathrm{~V}$ Supplies
- Rugged Construction - Latch-Up Proof
- Serial Version: MP7612


## APPLICATIONS

- Data Acquisition Systems
- ATE
- Process Control
- Self-Diagnostic Systems
- Logic Analyzers
- Digital Storage Scopes
- PC Based Controller/DAS


## GENERAL DESCRIPTION

The MP7613 provides eight independent 12-bit resolution Digital-to-Analog Converters with voltage output amplifiers and a parallel digital address and data port.

Built on using an advanced linear BiCMOS, these devices offer rugged solutions that are latch-up free, and take advantage of EXAR's patented thin-film resistor process which exhibits excellent long term stability and reliability.

A standard $\mu$-processor and TTL/CMOS compatible 12-bit in-
put data port loads the data into the pre-selected DACS.
This device can easily be interfaced to a data bus, and digital readback of each channel is available.

Typical DAC matching is 0.7 LSB across all codes. Accuracy of $\pm 0.75 \mathrm{LSB}$ for DNL and $\pm 1 \mathrm{LSB}$ for INL is achieved for $B$ grade versions. The output amplifier is capable of sinking and sourcing 5 mA , and the output voltage settles to 12-bits in less than $30 \mu \mathrm{~s}$ (typ.).

## SIMPLIFIED BLOCK DIAGRAM



| Package <br> Type | Temperature <br> Range | Part No. | Res. <br> (Bits) | INL <br> (LSB) | DNL <br> (LSB) | FSE <br> (LSB) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PQFP | -40 to $+85^{\circ} \mathrm{C}$ | MP7613BE | 12 | $\pm 1$ | $\pm 0.75$ | $\pm 6$ |
| PQFP | -40 to $+85^{\circ} \mathrm{C}$ | MP7613AE | 12 | $\pm 2$ | $\pm 1$ | $\pm 8$ |
| PGA | -40 to $+85^{\circ} \mathrm{C}$ | MP7613BG | 12 | $\pm 1$ | $\pm 0.75$ | $\pm 6$ |
| PGA | -40 to $+85^{\circ} \mathrm{C}$ | MP7613AG | 12 | $\pm 2$ | $\pm 1$ | $\pm 8$ |
| PLCC | -40 to $+85^{\circ} \mathrm{C}$ | MP7613BP | 12 | $\pm 1$ | $\pm 0.75$ | $\pm 6$ |
| PLCC | -40 to $+85^{\circ} \mathrm{C}$ | MP7613AP | 12 | $\pm 2$ | $\pm 1$ | $\pm 8$ |

## PIN CONFIGURATIONS See Packaging Section for Package Dimensions



## PIN OUT DEFINITIONS

| $\begin{aligned} & \text { PLCC } \\ & \text { PIN NO. } \end{aligned}$ | PQFP \& PGA PIN NO. | NAME | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| 29 | 1 | N/C | No Connection |
| 30 | 2 | VO3 | DAC 3 Output |
| 31 | 3 | $V_{\text {EE }}$ | Analog Negative Power Supply (-12 V) |
| 32 | 4 | $V_{\text {CC }}$ | Analog Positive Power Supply (+12 V) |
| 33 | 5 | DGND | Digital Ground (0 V) |
| 34 | 6 | $\mathrm{V}_{\text {REF }}$ | Analog Positive Voltage Reference Input (+5 V) |
| 35 | 7 | $\mathrm{V}_{\text {REFN }}$ | Analog Negative Voltage Reference Output (-2.5 V) |
| 36 | 8 | $V_{\text {CC }}$ | Analog Positive Power Supply (+12 V) |
| 37 | 9 | $V_{E E}$ | Analog Negative Power Supply (-12 V) |
| 38 | 10 | VO4 | DAC 4 Output |
| 39 | 11 | N/C | No Connection |
| 40 | 12 | VO5 | DAC 5 Output |
| 41 | 13 | VO6 | DAC 6 Output |
| 42 | 14 | VO7 | DAC 7 Output |
| 43 | 15 | AGND | Analog Ground ( 0 V ) |
| 44 | 16 | CS | Chip Select Enable |
| 1 | 17 | RD | Read Back Enable |
| 2 | 18 | R2 | Second-Latch-Bank Reset Enable |
| 3 | 19 | R1 | First-Latch-Bank Reset Enable |
| 4 | 20 | LD2 | Second-Latch-Bank Load Enable |
| 5 | 21 | LD1 | First-Latch-Bank Load Enable |
| 6 | 22 | A2 | Digital Address Bit 2 |
| 7 | 23 | A1 | Digital Address Bit 1 |
| 8 | 24 | A0 | Digital Address Bit 0 |
| 9 | 25 | N/C | No Connection |
| 10 | 26 | N/C | No Connection |
| 11 | 27 | DB0 | Digital Input Data Bit 0 (LSB) |
| 12 | 28 | DB1 | Digital Input Data Bit 1 |
| 13 | 29 | DB2 | Digital Input Data Bit 2 |
| 14 | 30 | DB3 | Digital Input Data Bit 3 |
| 15 | 31 | DB4 | Digital Input Data Bit 4 |
| 16 | 32 | DB5 | Digital Input Data Bit 5 |
| 17 | 33 | DB6 | Digital Input Data Bit 6 |
| 18 | 34 | DB7 | Digital Input Data Bit 7 |
| 19 | 35 | DB8 | Digital Input Data Bit 8 |
| 20 | 36 | DB9 | Digital Input Data Bit 9 |
| 21 | 37 | DB10 | Digital Input Data Bit 10 |
| 22 | 38 | DB11 | Digital Input Data Bit 11 (MSB) |
| 23 | 39 | DV ${ }_{\text {DD }}$ | Digital Positive Power Supply (+5 V) |
| 24 | 40 | DGND | Digital Ground (0 V) |
| 25 | 41 | AGND | Analog Ground (0 V) |
| 26 | 42 | VO0 | DAC 0 Output |
| 27 | 43 | VO1 | DAC 1 Output |
| 28 | 44 | VO2 | DAC 2 Output |

## ELECTRICAL CHARACTERISTICS

$\mathrm{V}_{\mathrm{CC}}=+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-12 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=5 \mathrm{~V}, \mathrm{DV} \mathrm{DD}=5.0 \mathrm{~V}, \mathrm{~T}=25^{\circ} \mathrm{C}$, Output Load $=5 \mathrm{k} \Omega$ (unless otherwise noted)


## ELECTRICAL CHARACTERISTICS (CONT'D)

| Parameter | Symbol | $25^{\circ} \mathrm{C}$ |  |  | Tmin to Tmax Min Max |  | Units | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIGITAL INPUTS ${ }^{3}$ <br> Logic High <br> Logic Low <br> Input Current Input Capacitance ${ }^{1}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{~V}_{\mathrm{IL}} \\ & I_{\mathrm{L}} \\ & \mathrm{C}_{\mathrm{L}} \end{aligned}$ | $2.4$ |  | $\begin{array}{r} 0.8 \\ \pm 10 \\ 8 \end{array}$ |  |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mu \mathrm{~A} \\ & \mathrm{pF} \end{aligned}$ |  |
| ANALOG OUTPUTS <br> Output Swing <br> Output Drive Current <br> $V_{\text {REFN }}$ Output Drive Current <br> Output Impedance <br> Output Short Circuit Current | $\begin{aligned} & \mathrm{R}_{\mathrm{O}} \\ & \mathrm{ISC} \end{aligned}$ | $\begin{gathered} -\mathrm{V}_{\mathrm{EE}}+1.4 \\ -5 \\ -10 \\ \\ \\ \\ \\ \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \\ & \\ & 1 \\ & 25 \\ & 30 \\ & 40 \\ & 55 \end{aligned}$ | $\begin{array}{r} -1.4 \\ 5 \\ +10 \end{array}$ |  |  | V <br> mA <br> $\mu \mathrm{A}$ <br> $\Omega$ <br> mA <br> mA <br> mA <br> mA | For test purposes only <br> +FS to AGND <br> +FS to $\mathrm{V}_{\mathrm{EE}}$ <br> -FS to AGND <br> $-F S$ to $V_{C C}$ |
| DIGITAL OUTPUTS <br> Output High Voltage Output Low Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{OH}} \\ & \mathrm{~V}_{\mathrm{OL}} \end{aligned}$ |  | $\begin{aligned} & 4.5 \\ & 0.5 \end{aligned}$ |  |  |  | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |  |
| POWER SUPPLIES <br> $V_{C C}$ Voltage ${ }^{5}$ <br> $\mathrm{V}_{\mathrm{EE}}$ Voltage ${ }^{5}$ <br> DV ${ }_{D D}$ Voltage <br> Positive Supply Current <br> Negative Supply Current <br> Digital Supply Current <br> Power Dissipation | $\begin{array}{r} \mathrm{V}_{\mathrm{CC}} \\ \mathrm{~V}_{\mathrm{EE}} \\ \mathrm{DV} \mathrm{DDD}^{\mathrm{I}_{\mathrm{CC}}} \\ \mathrm{I}_{\mathrm{EE}} \\ \mathrm{I}_{\mathrm{DD}} \\ \mathrm{PD}_{\mathrm{ISS}} \end{array}$ | $\begin{array}{\|c} \mathrm{V}_{\text {REF }}+1.5 \\ -12.75 \\ 4.5 \\ \\ \\ \end{array}$ | $\begin{array}{r} 12 \\ -12 \\ 5 \\ 8 \\ 15 \\ \\ 320 \end{array}$ | $\begin{array}{r} 12.75 \\ -5 \\ 5.5 \\ 10 \\ 20 \\ 2 \\ 420 \end{array}$ | $\begin{gathered} \mathrm{V}_{\mathrm{REF}}+1.5 \\ -12.75 \\ 4.5 \end{gathered}$ | $\begin{array}{r} 12.75 \\ -5 \\ 5.5 \\ 10 \\ 20 \\ 2 \\ 450 \end{array}$ | V <br> V <br> V <br> mA <br> mA <br> mA <br> mW | Bipolar zero <br> Bipolar zero <br> Bipolar zero <br> Bipolar zero |
| ANALOG GROUND CURRENT Per Channel ${ }^{1}$ | $\mathrm{I}_{\text {AGND }}$ | $\pm 60$ |  |  |  |  | $\mu \mathrm{A}$ | See Application Notes |
| DIGITAL TIMING SPECIFICATIONS ${ }^{1,4}$ <br> Data Setup Time <br> Data Hold Time Address Set-up Time Address Hold Time Chip Select to LD1 Set-up Time Chip Select to LD1 Hold Time LD1 Pulse Width LD1 Negative Edge to LD2 Positive Edge LD2 Pulse Width Chip Select to RD Set-Up Time Chip Select to RD Hold Time RD Pulse Width High Z to Data Valid for Readback Data Valid for Readback to High Z R1 Pulse Width R2 Pulse Width | $\begin{array}{r} \mathrm{t}_{\mathrm{DS}} \\ \mathrm{t}_{\mathrm{DH}} \\ \mathrm{t}_{\mathrm{AS}} \\ \mathrm{t}_{\mathrm{AH}} \\ \mathrm{t}_{\mathrm{CS} 1} \\ \mathrm{t}_{\mathrm{CH} 1} \\ \mathrm{t}_{\mathrm{LD} 1 \mathrm{~W}} \\ \mathrm{t}_{\mathrm{LD} 1 \mathrm{LD} 2} \\ \\ \mathrm{t}_{\mathrm{LD} 2 \mathrm{~W}} \\ \mathrm{t}_{\mathrm{CS} 2} \\ \mathrm{t}_{\mathrm{CH} 2} \\ \mathrm{t}_{\mathrm{RD}} \\ \mathrm{t}_{\mathrm{DA}} \\ \mathrm{t}_{\mathrm{DR}} \\ \mathrm{R} 1 \mathrm{~W} \\ \mathrm{R} 2 \mathrm{~W} \end{array}$ | 20 20 100 0 6 0 50 60 60 6 0 600 600 200 100 100 |  |  |  |  | ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns | $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=5 \mathrm{~V}, \mathrm{CL}=20 \mathrm{pF}$ |

Specifications are subject to change without notice

## ELECTRICAL CHARACTERISTICS (CONT'D)

## NOTES:

1 Guaranteed; not tested.
2 Specified values guarantee functionality.
3 Digital inputs should not go below digital GND or exceed $D V_{D D}$ supply voltage.
4 See Figures 1, 2, and 3. All digital input signals are specified with $t_{R}=t_{F}=10 \mathrm{~ns} 10 \%$ to $90 \%$ and timed from a $50 \%$ voltage level.
5 For power supply values $< \pm 2 * \mathrm{~V}_{\text {REF }}$, the output swing is limited as specified in Analog Outputs.
6 Digital feedthrough and channel-to-channel crosstalk are heavily dependent on the board layout and environment.

## Specifications are subject to change without notice

| ABSOLUTE MAXIMUM RATINGS (TA = + $\mathbf{2 5}^{\circ} \mathrm{C}$ unless otherwise noted) ${ }^{\mathbf{1}} \mathbf{1} \mathbf{2}$ |  |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ to AGND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +16.5 V | Digital Input \& Digital Output Voltage to: |
| $\mathrm{V}_{\mathrm{EE}}$ to AGND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - 16.5 V |  |
| DV DD to DGND . . . . . . . . . . . . . . . . . . . . . . . . . . . . + +6.5 V | Operating Temperature Range . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\text {REF }}$ to DGND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +7.0 V | Maximum Junction Temperature . . . . . . . . . . . . . . . $150^{\circ} \mathrm{C}$ |
| Analog Outputs \& Inputs <br> Infinite Shorts to $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{EE}}, \mathrm{DV}_{\mathrm{DD}}$, AGND and DGND (provided that power dissipation of the package spec is not exceeded) | Storage Temperature Range . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
|  | Lead Temperature (Soldering, 10 sec ) . . . . . . . . . $+300^{\circ} \mathrm{C}$ |
|  | Package Power Dissipation Rating to $75^{\circ} \mathrm{C}$ |
| AGND to DGND $\qquad$ (Functionality guaranteed for $\pm 0.5 \mathrm{~V}$ only) |  |

## NOTES:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
2 Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps (HP5082-2835) from input pin to the supplies. All inputs have protection diodes which will protect the device from short transients outside the supplies of less than 100 mA for less than $100 \mu \mathrm{~s}$.

## APPLICATION NOTES

## Refer to Section 8 for Applications Information

NOTE: When using these DACs to drive remote devices, the accuracy of the output can be improved by utilizing a remote analog ground connection. The difference between the DGND and AGND should be limited to $\pm 300 \mathrm{mV}$ to assure normal operation. If there is any chance that the AGND to DGND can be greater than $\pm 1 \mathrm{~V}$, we recommend two back-to-back diodes be used between DGND and AGND to clamp the voltage and prevent damage to the DAC. Using a buffer between the remote ground location and AGND may help reduce noise induced from long lead or trace lengths.


Figure 1. Loading Latch A and Updating Latch B

Notes
(1) Chip Select (CS) and Load LATCHA (LD1) Signals follow the same timing constraints and are interchangeable in the above diagram.
(2) $\mathrm{R} 1=\mathrm{R} 2=1$
(3) For the case where $\overline{\mathrm{LD} 2}$ is in the low state, analog output would respond to the falling edge of $\overline{\mathrm{LD} 1}$ (transparent mode).


Figure 2. Read Back First Latch Bank of One DAC

Notes
(1) Chip Select ( $\overline{\mathrm{CS}})$ and Data Readback ( $\overline{\mathrm{RD}})$ Signals follow the same timing constraints and are interchangeable in the above diagram.
(2) $\quad \mathrm{R} 1=\mathrm{R} 2=1$.


Figure 3. Reset Operations

A standard $\mu$-processor and TTL/CMOS compatible input data port loads the data into the pre-selected DACS. If $\overline{C S}=0$, the chip accesses digital data on the bus. Then address bits A0 to A2 select the appropriate DAC and LD1 loads the data into the first-latch-bank. When all 8 -channels first-latch-banks are loaded, then LD2 enables the second-latch-bank and updates
all 8-channels simultaneously. The selected DAC becomes transparent (activity on the digital inputs appear at the analog output) when both $\overline{\mathrm{LD1}}=\overline{\mathrm{LD} 2}=0$.
$\overline{\mathrm{R1}}=0$ resets the first-latch-bank. $\overline{\mathrm{R} 2}=0$ resets the second-latch-bank which sets the analog output to zero volts (data = $100 \ldots 00$ ), regardless of digital inputs.

| Function | A2 | A1 | A0 | RD | LD1 | LD2 | CS | R1 | R2 |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Load Latch 1 of DAC1 | 0 | 0 | 0 | 1 | $0 \rightarrow 1$ | 1 | 0 | 1 | 1 |
| Load Latch 1 of DAC2 | 0 | 0 | 1 | 1 | $0 \rightarrow 1$ | 1 | 0 | 1 | 1 |
| Load Latch 1 of DAC3 | 0 | 1 | 0 | 1 | $0 \rightarrow 1$ | 1 | 0 | 1 | 1 |
| Load Latch 1 of DAC4 | 0 | 1 | 1 | 1 | $0 \rightarrow 1$ | 1 | 0 | 1 | 1 |
| Load Latch 1 of DAC5 | 1 | 0 | 0 | 1 | $0 \rightarrow 1$ | 1 | 0 | 1 | 1 |
| Load Latch 1 of DAC6 | 1 | 0 | 1 | 1 | $0 \rightarrow 1$ | 1 | 0 | 1 | 1 |
| Load Latch 1 of DAC7 | 1 | 1 | 0 | 1 | $0 \rightarrow 1$ | 1 | 0 | 1 | 1 |
| Load Latch 1 of DAC8 | 1 | 1 | 1 | 1 | $0 \rightarrow 1$ | 1 | 0 | 1 | 1 |
| Load Latch 2 of DAC1 $\rightarrow 8$ | X | X | X | 1 | 1 | $0 \rightarrow 1$ | 0 | 1 | 1 |
| Read Latch 1 of DAC1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| Read Latch 1 of DAC2 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| Read Latch 1 of DAC3 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| Read Latch 1 of DAC4 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| Read Latch 1 of DAC5 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| Read Latch 1 of DAC6 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| Read Latch 1 of DAC7 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| Read Latch 1 of DAC8 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| Reset Latch 1 of DAC1 $\rightarrow 8$ | X | X | X | X | X | X | X | 0 | 1 |
| Reset Latch 2 of DAC1 $\rightarrow 8$ | X | X | X | X | X | X | X | 1 | 0 |

Note: 1: High, 0: Low, X: Don't Care
Table 1. Octal Parallel Data Input 14-Bit DAC Truth Table
Note: For timing information see Electrical Characteristics


Figure 4. Simplified Parallel Logic Port

| Hex Code | Binary Code | $\begin{aligned} & \text { Output Voltage }=2 \bullet \mathrm{Vr}\left(-1+\frac{2 \bullet \mathrm{D}}{4096}\right) \\ & (\mathrm{Vr}=+5 \mathrm{~V}) \end{aligned}$ |
| :---: | :---: | :---: |
| 000 | 000000000000 | $10 \cdot(-1+0)=-10$ |
| ! | ! | ! |
| 7 FF | 011111111111 | $10 \cdot\left(-1+\frac{4094}{4096}\right)=-4.88 \mathrm{mV}$ |
| 800 | 100000000000 | $10 \cdot\left(-1+\frac{4096}{4096}\right)=0$ |
| 801 | 100000000001 | $10 \bullet\left(-1+\frac{4098}{4096}\right)=4.88 \mathrm{mV}$ |
| $\vdots$ F F F | 111111111111 | $10 \bullet\left(-1+\frac{8190}{4096}\right)=9.99512$ |

Table 2. MP7613
Ideal DAC Output vs. Input Code

Note: See Electrical Characteristics on pages 28-30 for real system accuracy



Graph 1. Typical Output Settling Characteristic

$$
\mathrm{V}_{\mathrm{REF}}=5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{~K}, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}
$$

Graph 1 shows the typical output settling characteristic of the MP7610 Family for a RESET $\rightarrow$ ZS $\rightarrow$ FS $\rightarrow$ ZS series of code transitions. The top graph shows the output voltage transients, while the bottom graph shows the difference between the output and the ideal output.


Graph 2. Linearity with
$V_{\text {REF }}=5 \mathrm{~V}$, All DACs, All Codes

MP7613


Graph 3. DAC 0 INL vs. VREF


Graph 5. DAC 0 Linearity with $\mathrm{V}_{\text {REF }}=\mathbf{5} \mathrm{V}, \mathrm{V}_{\text {OUT }}= \pm \mathbf{1 0}$


Graph 7. DAC 0 Linearity with $\mathrm{V}_{\text {REF }}=4 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}= \pm 8$


Graph 4. DAC 0 DNL vs. VREF


Graph 6. DAC 0 Linearity with
$\mathrm{V}_{\text {REF }}=4.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}= \pm 9$


Graph 8. DAC 0 Linearity with
$\mathrm{V}_{\text {REF }}=3.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}= \pm 7$


Figure 6. Circuit for Determining Typical Analog Output Pulse Response


Graph 9. Typical Response of the MP7610 Family Analog Output to a Current Pulse with CL=500pF, 5nF, 50nF, 500nF
(See NO TAG above)

## 44 LEAD PLASTIC QUAD FLAT PACK (14mm x 14mm PQFP, METRIC) Q44



|  | MILLIMETERS |  | INCHES |  |
| :--- | ---: | ---: | ---: | ---: |
| SYMBOL | MIN | MAX | MIN | MAX |
| A | - | 3.15 | - | 0.124 |
| $\mathrm{~A}_{1}$ | 0.25 | - | 0.01 | - |
| $\mathrm{A}_{2}$ | 2.6 | 2.8 | 0.102 | 0.110 |
| B | 0.3 | 0.4 | 0.012 | 0.016 |
| C | 0.13 | 0.23 | 0.005 | 0.009 |
| D | 16.95 | 17.45 | 0.667 | 0.687 |
| $D_{1}$ | 13.9 | 14.1 | 0.547 | 0.555 |
| e | 1.00 BSC |  | 0.039 |  |
| BSC |  |  |  |  |
| L | 0.65 | 1.03 | 0.026 | 0.040 |
| $\alpha$ | $0^{\circ}$ |  | $7^{\circ}$ | $0^{\circ}$ |
| Coplanarity $=4$ mil max. | $7^{\circ}$ |  |  |  |

## 44 LEAD PIN GRID ARRAY (PGA) <br> G44



Pin 1

| SYMBOL | INCHES |  | MILLIMETERS |  |
| :--- | ---: | ---: | ---: | ---: |
|  | MIN | MAX | MIN | MAX |
| A | 0.082 | 0.10 | 2.08 | 2.54 |
| $b$ | 0.016 | 0.020 | 0.406 | 0.508 |
| $D$ | 0.841 | 0.859 | 21.4 | 21.8 |
| $D_{1}$ | 0.688 | 0.712 | 17.5 | 18.1 |
| $e$ | 0.100 typ. |  |  | 2.54 typ. |
| $L_{1}$ | 0.170 |  | 0.190 | 4.32 |
| $Q$ | 0.050 typ. |  |  | 4.83 |


| CONNECTION TABLE |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PAD | PIN | PAD | PIN | PAD | PIN |
| 1 | B2 | 16 | G4 | 31 | C8 |
| 2 | B1 | 17 | H4 | 32 | C7 |
| 3 | C2 | 18 | H5 | 33 | B8 |
| 4 | C1 | 19 | G5 | 34 | B7 |
| 5 | D2 | 20 | H6 | 35 | A7 |
| 6 | D1 | 21 | G6 | 36 | B6 |
| 7 | E1 | 22 | H7 | 37 | A6 |
| 8 | E2 | 23 | G7 | 38 | B5 |
| 9 | F1 | 24 | G8 | 39 | A5 |
| 10 | F2 | 25 | F7 | 40 | A4 |
| 11 | G1 | 26 | F8 | 41 | B4 |
| 12 | G2 | 27 | E7 | 42 | A3 |
| 13 | H2 | 28 | E8 | 43 | B3 |
| 14 | G3 | 29 | D8 | 44 | A2 |
| 15 | H3 | 30 | D7 |  |  |

Note: The letters A-H and numbers $1-8$ are the coordinates of a grid. For example, pin 1 is at the intersections of the " $B$ " vertical line and the " 2 " horizontal line.

## 44 LEAD PLASTIC LEADED CHIP CARRIER (PLCC) <br> P44



| SYMBOL | INCHES |  | MILLIMETERS |  |
| :--- | ---: | ---: | ---: | ---: |
|  | MIN | MAX | MIN | MAX |
| $A$ | 0.165 | 0.180 | 4.19 | 4.57 |
| $A_{1}$ | 0.100 | 0.110 | 2.54 | 2.79 |
| $A_{2}$ | 0.148 | 0.156 | 3.76 | 3.96 |
| $B$ | 0.013 | 0.021 | 0.330 | 0.553 |
| $C$ | 0.097 | 0.0103 | 0.246 | 0.261 |
| $D$ | 0.685 | 0.695 | 17.40 | 17.65 |
| $D_{1}(1)$ | 0.650 | 0.654 | 16.51 | 16.61 |
| $D_{2}$ | 0590 | 0.630 | 14.99 | 16.00 |
| $D_{3}$ | 0.500 Ref |  | 12.70 Ref. |  |
| $e_{1}$ | 0.050 BSC |  | 1.27 |  |
| BSC |  |  |  |  |

Note: (1) Dimension $D_{1}$ does not include mold protrusion. Allowed mold protrusion is $0.254 \mathrm{~mm} / 0.010 \mathrm{in}$.

NOTICE
EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contains here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

## Copyright 1993 EXAR Corporation

Datasheet April 1995
Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.

