


C-MOS 32-BIT MICROPROCESSOR

—TOP VIEW—



PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL
1	I/O	AD0	35	O	A13	69	O	CK
2	I/O	AD1	36	O	A14	70	—	GND
3	I/O	AD2	37	O	A15	71	I	EXTAL
4	—	GND	38	—	V _{DD}	72	I	XTAL
5	I/O	AD3	39	O	A16	73	—	GND
6	I/O	AD4	40	O	A17	74	I	NMI
7	I/O	AD5	41	—	GND	75	O	$\overline{\text{WDTOVF}}$
8	I/O	AD6	42	O	A18	76	I	$\overline{\text{RES}}$
9	I/O	AD7	43	O	A19	77	I	MD0
10	I/O	AD8	44	O	A20	78	I	MD1
11	I/O	AD9	45	O	A21	79	I	MD2
12	I/O	AD10	46	O	$\overline{\text{CS0}}$	80	—	V _{DD}
13	—	V _{DD}	47	O	$\overline{\text{CS1/CASH}}$	81	—	GND
14	I/O	AD11	48	O	$\overline{\text{CS2}}$	82	—	GND
15	—	GND	49	O	$\overline{\text{CS3/CASL}}$	83	I/O	PB0/TP0/TIOCA2
16	I/O	AD12	50	—	GND	84	I/O	PB1/TP1/TIOCB2
17	I/O	AD13	51	I/O	PA0/ $\overline{\text{CS4/TIOCA0}}$	85	I/O	PB2/TP2/TIOCA3
18	I/O	AD14	52	I/O	PA1/ $\overline{\text{CS5/RAS}}$	86	I/O	PB3/TP3/TIOCB3
19	I/O	AD15	53	I/O	PA2/ $\overline{\text{CS6/TIOCB0}}$	87	I/O	PB4/TP4/TIOCA4
20	O	A0 (HBS)	54	I/O	PA3/ $\overline{\text{CS7/WAIT}}$	88	—	V _{DD}
21	O	A1	55	I/O	PA4/ $\overline{\text{WRL/(WR)}}$	89	I/O	PB5/TP5/TIOCB4
22	O	A2	56	I/O	PA5/ $\overline{\text{WRH/(LBS)}}$	90	I/O	PB6/TP6/TOCXA4/TCLKC
23	O	A3	57	I/O	PA6/ $\overline{\text{RD}}$	91	I/O	PB7/TP7/TOCXB4/TCLKD
24	—	GND	58	I/O	PA7/ $\overline{\text{BACK}}$	92	—	GND
25	O	A4	59	—	GND	93	I/O	PB8/TP8/RXD0
26	O	A5	60	I/O	PA8/BREQ	94	I/O	PB9/TP9/TXD0
27	O	A6	61	I/O	PA9/ $\overline{\text{AH/IRQOUT}}$	95	I/O	PB10/TP10/RXD1
28	O	A7	62	I/O	PA10/DPL/TIOCA1	96	I/O	PB11/TP11/TXD1
29	O	A8	63	—	V _{DD}	97	I/O	PB12/TP12/ $\overline{\text{IRQ4/SCK0}}$
30	O	A9	64	I/O	PA11/DPH/TIOCB1	98	I/O	PB13/TP13/ $\overline{\text{IRQ5/SCK1}}$
31	O	A10	65	I/O	PA12/ $\overline{\text{IRQ0/DACK0/TCLKA}}$	99	I/O	PB14/TP14/ $\overline{\text{IRQ6}}$
32	—	GND	66	I/O	PA13/ $\overline{\text{IRQ1/DREQ0/TCLKB}}$	100	I/O	PB15/TP15/ $\overline{\text{IRQ7}}$
33	O	A11	67	I/O	PA14/ $\overline{\text{IRQ2/DACK1}}$			
34	O	A12	68	I/O	PA15/ $\overline{\text{IRQ3/DREQ1}}$			

1			20
2	AD0	A0(HSB)	21
3	AD1	A1	22
5	AD2	A2	23
6	AD3	A3	25
7	AD4	A4	26
8	AD5	A5	27
9	AD6	A6	28
10	AD7	A7	29
11	AD8	A8	30
12	AD9	A9	31
14	AD10	A10	33
16	AD11	A11	34
17	AD12	A12	35
18	AD13	A13	36
18	AD14	A14	37
19	AD15	A15	39
		A16	40
		A17	42
		A18	43
		A19	44
		A20	45
		A21	51
83	PB0/TP0/TIOCA2	PA0/CS4/TIOCA0	52
84	PB1/TP1/TIOCB2	PA1/CS5/RAS	53
85	PB2/TP2/TIOCA3	PA2/CS6/TIOCB0	54
86	PB3/TP3/TIOCB3	PA3/CS7/WAIT	55
87	PB4/TP4/TIOCA4	PA4/WR(L)WR	56
89	PB5/TP5/TIOCB4	PA5/WRH(LBS)	57
90	PB6/TP6/TOCXA4/TCLKC	PA6/RD	58
91	PB7/TP7/TOCXB4/TCLKD	PA7/BACK	60
93	PB8/TP8/RXD0	PA8/BREQ	61
94	PB9/TP9/TXD0	PA9/AH/IRQOUT	62
95	PB10/TP10/RXD1	PA10/DPL/TIOCA1	64
96	PB11/TP11/TXD1	PA11/DPH/TIOCB1	65
97	PB12/TP12/IRQ4/SCK0	PA12/IRQ0/DACK0/TCLKA	66
98	PB13/TP13/IRQ5/SCK1	PA13/IRQ1/DREQ0/TCLKB	67
99	PB14/TP14/IRQ6	PA14/IRQ2/DACK1	68
100	PB15/TP15/IRQ7	PA15/IRQ3/DREQ1	46
72	XTAL	CS0	47
71	EXTAL	CS1/CASH	48
74	NMI	CS2	49
77	MD0	CS3/CASL	69
78	MD1	CK	75
79	MD2	WDTOVF	
76	RES		

INPUT


BREQ	; BUS REQUEST
DREQ0, DREQ1	; DMA REQUEST
EXTAL	; CRYSTAL OSCILLATOR AND EXTERNAL CLOCK
IRQ0 - IRQ7	; INTERRUPT REQUEST
MD0 - MD2	; MODE SELECT
NMI	; NON-MASKABLE INTERRUPT
RES	; RESET
RXD0, RXD1	; RECEIVE DATA
TCLKA - TCLKD	; TIMER CLOCK
WAIT	; WAIT
XTAL	; EXTERNAL CRYSTAL OSCILLATOR

OUTPUT

AH	; ADDRESS HOLD
A0 - A21	; ADDRESS BUS
BACK	; BUS REQUEST ACKNOWLEDGE
CASH	; HIGH COLUMN ADDRESS STROBE
CASL	; LOW COLUMN ADDRESS STROBE
CK	; SYSTEM CLOCK
CS0 - CS7	; CHIP SELECT
DACK0, DACK1	; DMA REQUEST ACKNOWLEDGE
HBS	; HIGH BYTE STROBE
LBS	; LOW BYTE STROBE
RAS	; ROW ADDRESS STROBE
RD	; READ
RQOUT	; REQUEST OUTPUT
TOCXA4	; OUTPUT COMPARE XA4
TOCXB4	; OUTPUT COMPARE XB4
TP0 - TP15	; TIMING PATTERN CONTROLLER
TXD0, TXD1	; TRANSMIT DATA
WDTOVF	; WATCH-DOG TIMER OVERFLOW
WR	; WRITE
WRH	; HIGH WRITE
WRL	; LOW WRITE

INPUT/OUTPUT

AD0 - AD15	; DATA/ADDRESS BUS
DPH	; HIGH DATA PARITY
DPL	; LOW DATA PARITY
PA0 - PA15	; I/O PORT A
PB0 - PB15	; I/O PORT B
SCK0, SCK1	; SERIAL CLOCK
TIOCA0 - TIOCA4	; ITU INPUT CAPTURE/OUTPUT COMPARE
TIOB0 - TIOCB4	; ITU INPUT CAPTURE/OUTPUT COMPARE



- PERIPHERAL ADDRESS BUS (24-BIT)
- PERIPHERAL DATA BUS (16-BIT)
- INTERNAL ADDRESS BUS (24-BIT)
- INTERNAL UPPER DATA (16-BIT)
- INTERNAL LOWER DATA (16-BIT)