

Histogrammer/Accumulating Buffer

The Intersil HSP48410/883 is an 84 lead Histogrammer IC intended for use in image and signal analysis. The on board memory is configured as 1024 x 24 array. This translates to a pixel resolution of 10 bits and an image size of 4k x 4k with no possibility of overflow.

In addition to 4-Histogramming, the HSP48410 can generate and store the Cumulative Distribution Function for use in Histogram Equalization Applications. Other capabilities of the HSP48410 include: Bin Accumulation, Look Up Table, 24-bit Delay Memory, and Delay and Subtract Mode.

A flash clear pin is available in all modes of operation and performs a single cycle reset on all locations of the internal memory array and all internal data paths.

The HSP48410 includes a fully asynchronous interface which provides a means for communications with a host, such as a microprocessor. The interface includes dedicated Read/Write pins and an address port which are asynchronous to the system clock. This allows random access of the Histogram Memory Array for analysis or conditioning of the stored data.

Features

- This Circuit is Processed in Accordance to MIL-STD-883 and is Fully Conformant Under the Provisions of Paragraph 1.2.1.
- 10-Bit Pixel Data
- 4k x 4k Frame Sizes
- Asynchronous Flash Clear Pin
- Fully Asynchronous 16-Bit or 24-Bit Host Interface
- DC to 33MHz Clock Rate


Applications

- Histogramming
- Histogram Equalization
- Image and Signal Analysis

Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
HSP48410GM-33/883	-55 to 125	84 Ld PGA	G84.A
HSP48410GM-25/883	-55 to 125	84 Ld PGA	G84.A

Block Diagram



Pinouts

84 PIN PGA
TOP VIEW

11	DIN8	DIN10	DIN11	DIN13	DIN16	DIN17	DIN19	DIN22	DIO23	DIO22	DIO19
10	DIN5	DIN7	DIN9	DIN12	DIN15	DIN21	DIN20	DIN23	DIO21	DIO20	DIO17
9	DIN4	DIN6			DIN14	GND	DIN18			DIO18	DIO16
8	DIN2	DIN3								DIO15	DIO14
7	PIN9	DIN0	GND						DIO10	DIO12	DIO11
6	V _{CC}	DIN1	CLK						DIO9	DIO8	DIO13
5	PIN8	PIN7	PIN6						DIO6	DIO7	GND
4	PIN5	PIN4								DINO4	DINO5
3	PIN3	PIN1			FCT0	IOADD9	IOADD8			DIO1	DIO3
2	PIN2	FC	R _D	FCT2	WR	UWS	IOADD6	IOADD3	IOADD0	DIO0	DIO2
1	PIN0	START	LD	FCT1	GND	IOADD5	IOADD7	IOADD4	IOADD2	IOADD1	V _{CC}
	A	B	C	D	E	F	G	H	J	K	L

PIN "A1" ID

84 PIN PGA
BOTTOM VIEW

DIN19	DIO22	DIO23	DIN22	DIN19	DIN17	DIN16	DIN13	DIN11	DIN10	DIN8	11
DIO17	DIO20	DIO21	DIN23	DIN20	DIN21	DIN15	DIN12	DIN9	DIN7	DIN5	10
DIO16	DIO18			DIN18	GND	DIN14			DIN6	DIN4	9
DIO14	DIO15								DIN3	DIN2	8
DIO11	DIO12	DIO10						GND	DIN0	DIN9	7
DIO13	DIO8	DIO9						CLK	DIN1	V _{CC}	6
GND	DIO7	DIO6						PIN6	PIN7	PIN8	5
DIO5	DIO4								PIN4	PIN5	4
DIO3	DIO4			IOADD8	IOADD9	FCT0			PIN1	PIN3	3
DIO2	DIO0	IOADD3	IOADD3	IOADD6	UWS	WR	FCT2	R _D	FC	PIN2	2
V _{CC}	IOADD1	IOADD2	IOADD4	IOADD7	IOADD5	GND	FCT1	LD	START	PIN0	1
L	K	J	H	G	F	E	D	C	B	A	

Pin Description

SYMBOL	PIN NUMBER	TYPE	DESCRIPTION
CLK	C6	I	Clock Input. This input has no effect on the chips functionality when the chip is programmed to an asynchronous mode. All signals denoted as synchronous have their timing specified with reference to this signal.
PIN0-9	A1-5, A7, B3-5, C5	I	Pixel Input. This input bus is sampled by the rising edge of clock. It provides the on chip RAM with address values in Histogram, Bin Accumulate and LUT (write) mode. During Asynchronous modes it is unused.
$\overline{\text{LD}}$	C1	I	The Load pin is used to load the FCT0-2 bits into the FCT Registers. (See below).
FCT0-2	D1-2, E3	I	These three pins are decoded to determine the mode of operation for the chip. The signals are sampled by the rising edge of $\overline{\text{LD}}$ and take effect after the rising edge of $\overline{\text{LD}}$. Since the loading of this function is asynchronous to CLK, it is necessary to disable the $\overline{\text{START}}$ pin during loading and enable $\overline{\text{START}}$ at least 1 CLK cycle following the $\overline{\text{LD}}$ pulse.
$\overline{\text{START}}$	B1	I	This pin informs the on chip circuitry which clock cycle will start and/or stop the current mode of operation. Thus, the modes are asynchronously selected (via $\overline{\text{LD}}$) but are synchronously started and stopped. This input is sampled by the rising edge of CLK. The actual function of this input depends on the mode that is selected. $\overline{\text{START}}$ must always be held high (disabled) when changing modes. This will provide a smooth transition from one mode to the next by allowing the part to reconfigure itself before new mode begins. When $\overline{\text{START}}$ is high, LUT (read) mode is enabled except for Delay and Subtract Modes.
$\overline{\text{FC}}$	B2	I	Flash Clear. This input provides a fully asynchronous signal which effectively resets all bits in the RAM Array and the input and output data paths to zero.
DIN0-23	A8-11, B6-11, C10-11, D10-11, E9-11, F10-11, G9-11, H10-11	I	Data Input Bus. Provides data to the Histogrammer during Bin Accumulate, LUT, Delay and Delay and Subtract Modes. Synchronous to CLK.
DIO0-23	J5-7, J10-11, K2-11, L2-4, L6-11	I/O	Asynchronous Data Bus. Provides RAM access for a microprocessor in preconditioning the memory array and reading the results of the previous operation. Configurable as either a 24-bit or 16-bit bus.
IOADD0-9	F1, F3, G1-3, H1-2, J1-2, K1	I	RAM Address in Asynchronous Modes. Sampled on the falling edge of $\overline{\text{WR}}$ or $\overline{\text{RD}}$.
UWS	F2	I	Upper Word Select. In 16-bit asynchronous mode, a one on this pin denotes the contents of DIO0-7 as being the upper eight-bits of the data in or out of the Histogrammer. A zero means that DIO0-15 are the lower 16 bits. In all other modes, this pin has no effect.
$\overline{\text{WR}}$	E2	I	Write enable to the RAM for the data on DIO0-23 when the HSP48410 is configured in one of the asynchronous modes. Asynchronous to CLK.
$\overline{\text{RD}}$	C2	I	Read control for the data on DIO0-23 in asynchronous modes. Output enable for DIO0-23 in other modes. Asynchronous to CLK.
V _{CC}	A6, L1		+5V.
GND	C7, E1, F9, L5		Ground.

TABLE 2. AC ELECTRICAL PERFORMANCE CHARACTERISTICS

Device Tested at: $V_{CC} = 5.0V \pm 10\%$, $T_A = -55^{\circ}C$ to $125^{\circ}C$ (Note 1)

PARAMETER	SYMBOL	NOTES	GROUP A SUBGROUPS	TEMP ($^{\circ}C$)	-33 (33MHz)		-25 (25.6MHz)		UNITS
					MIN	MAX	MIN	MAX	
Clock Period	t_{CP}		9, 10, 11	$-55 \leq T_A \leq 125$	30	-	39	-	ns
Clock Low	t_{CH}		9, 10, 11	$-55 \leq T_A \leq 125$	12	-	15	-	ns
Clock High	t_{CL}		9, 10, 11	$-55 \leq T_A \leq 125$	12	-	15	-	ns
DIN Setup	t_{DS}		9, 10, 11	$-55 \leq T_A \leq 125$	15	-	16	-	ns
DIN 0-23 Hold	t_{DH}		9, 10, 11	$-55 \leq T_A \leq 125$	1	-	1	-	ns
Clock to DIO 0-23 Valid	t_{DO}		9, 10, 11	$-55 \leq T_A \leq 125$	-	19	-	24	ns
\overline{FC} Pulse Width	t_{FL}		9, 10, 11	$-55 \leq T_A \leq 125$	35	-	35	-	ns
FCT 0-2 Setup to \overline{LD}	t_{FS}		9, 10, 11	$-55 \leq T_A \leq 125$	12	-	15	-	ns
FCT 0-2 Hold from \overline{LD}	t_{FH}		9, 10, 11	$-55 \leq T_A \leq 125$	1	-	1	-	ns
\overline{START} Setup to CLK	t_{SS}		9, 10, 11	$-55 \leq T_A \leq 125$	15	-	16	-	ns
\overline{START} Hold from CLK	t_{SH}		9, 10, 11	$-55 \leq T_A \leq 125$	0	-	0	-	ns
PIN 0-9 Setup Time	t_{PS}		9, 10, 11	$-55 \leq T_A \leq 125$	15	-	16	-	ns
PIN 0-9 Hold Time	t_{PH}		9, 10, 11	$-55 \leq T_A \leq 125$	1	-	1	-	ns
\overline{LD} Pulse Width	t_{LL}		9, 10, 11	$-55 \leq T_A \leq 125$	12	-	15	-	ns
\overline{LD} Setup to \overline{START}	t_{LS}	Note 7	9, 10, 11	$-55 \leq T_A \leq 125$	t_{CP}		t_{CP}	-	ns
\overline{WR} Low	t_{WL}		9, 10, 11	$-55 \leq T_A \leq 125$	15	-	20	-	ns
\overline{WR} High	t_{WH}		9, 10, 11	$-55 \leq T_A \leq 125$	15	-	20	-	ns
Address Setup	t_{AS}		9, 10, 11	$-55 \leq T_A \leq 125$	16	-	20	-	ns
Address Hold	t_{AH}		9, 10, 11	$-55 \leq T_A \leq 125$	2	-	2	-	ns
DIO Setup to \overline{WR}	t_{WS}		9, 10, 11	$-55 \leq T_A \leq 125$	16	-	20	-	ns
DIO Hold from \overline{WR}	t_{WH}		9, 10, 11	$-55 \leq T_A \leq 125$	2	-	2	-	ns
\overline{RD} Low	t_{RL}		9, 10, 11	$-55 \leq T_A \leq 125$	43	-	55	-	ns
\overline{RD} High	t_{RH}		9, 10, 11	$-55 \leq T_A \leq 125$	17	-	20	-	ns
\overline{RD} Low to DIO Valid	t_{RD}		9, 10, 11	$-55 \leq T_A \leq 125$	-	43	-	55	ns
Output Enable Time	t_{OE}	Note 8	9, 10, 11	$-55 \leq T_A \leq 125$	-	19	-	24	ns
Read/Write Cycle Time	t_{CY}		9, 10, 11	$-55 \leq T_A \leq 125$	65	-	80	-	ns

NOTES:

- AC Testing is performed as follows: Input levels (CLK) 0.0V and 4.0V; input levels (all other inputs) 0V and 3.0V. Timing reference levels (CLK) = 2.0V, (all others) = 1.5V. Output load circuit with $C_L = 40pF$. Output transition measured at $V_{OH} \geq 1.5V$ and $V_{OL} \geq 1.5V$.
- There must be at least one rising edge of CLK between the rising edge of \overline{LD} and the falling edge of \overline{START} .
- Transition is measured at ± 200 mV from steady state voltage with loading as specified in test load circuit with $C_L = 40pF$.

TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS

PARAMETER	SYMBOL	CONDITIONS	NOTES	TEMP (°C)	-33 (33MHz)		-25 (25.6MHz)		UNITS
					MIN	MAX	MIN	MAX	
Input Capacitance	C _{IN}	V _{CC} = Open, f = 1MHz, all measurements are referenced to device GND.	9	T _A = 25	-	12	-	12	pF
Output Capacitance	C _O	V _{CC} = Open, f = 1MHz, all measurements are referenced to device GND.	9	T _A = 25	-	12	-	12	pF
DIO Valid After \overline{RD} High	t _{OH}		9, 10	-55 ≤ T _A ≤ 125	0	-	0	-	ns
Output Disable Time	t _{OD}		9, 10	-55 ≤ T _A ≤ 125	-	27	-	27	ns
Output Rise Time	t _r	From 0.8V to 2.0V	9, 10	-55 ≤ T _A ≤ 125	-	9	-	9	ns
Output Fall Time	t _f	From 2.0V to 0.8V	9, 10	-55 ≤ T _A ≤ 125	-	9	-	9	ns

NOTES:

9. Parameters listed in Table 3 are controlled via design or process parameters and are not directly tested. These parameters are characterized upon initial design and after major process and/or design changes.
10. Loading is as specified in the test load circuit with C_L = 40pF.

TABLE 4. APPLICABLE SUBGROUPS

CONFORMANCE GROUPS	METHOD	SUBGROUPS
Initial Test	100%/5004	-
Interim Test	100%/5004	-
PDA	100%	1
Final Test	100%	2, 3, 8A, 8B, 10, 11
Group A	-	1, 2, 3, 7, 8A, 8B, 9, 10, 11
Groups C and D	Samples/5005	1, 7, 9

Waveforms




FIGURE 1. SYNCHRONOUS DATA AND CONTROL TIMING




FIGURE 2. FUNCTION LOAD TIMING

Waveforms (Continued)




FIGURE 3. SYNCHRONOUS OUTPUT TIMING




FIGURE 4. WRITE CYCLE TIMING




FIGURE 5. READ CYCLE TIMING




FIGURE 6. OUTPUT RISE AND FALL TIMES

Burn-In Circuits

**84 PIN PGA
TOP VIEW**

11	DIN8	DIN10	DIN11	DIN13	DIN16	DIN17	DIN19	DIN22	DIO23	DIO22	DIO19
10	DIN5	DIN7	DIN9	DIN12	DIN15	DIN21	DIN20	DIN23	DIO21	DIO20	DIO17
9	DIN4	DIN6			DIN14	GND	DIN18			DIO18	DIO16
8	DIN2	DIN3								DIO15	DIO14
7	PIN9	DIN0	GND						DIO10	DIO12	DIO11
6	V _{CC}	DIN1	CLK						DIO9	DIO8	DIO13
5	PIN8	PIN7	PIN6						DIO6	DIO7	GND
4	PIN5	PIN4								DINO4	DINO5
3	PIN3	PIN1			FCT0	IOADD9	IOADD8			DIO1	DIO3
2	PIN2	\overline{FC}	\overline{RD}	FCT2	\overline{WR}	UWS	IOADD6	IOADD3	IOADD0	DIO0	DIO2
1	PIN0	\overline{START}	\overline{LD}	FCT1	GND	IOADD5	IOADD7	IOADD4	IOADD2	IOADD1	V _{CC}
	A	B	C	D	E	F	G	H	J	K	L

PIN "A1" ID

TABLE 5.

PGA PIN	PIN NAME	BURN-IN SIGNAL	PGA PIN	PIN NAME	BURN-IN SIGNAL	PGA PIN	PIN NAME	BURN-IN SIGNAL	PGA PIN	PIN NAME	BURN-IN SIGNAL
A1	PIN0	F1	B9	DIN6	F7	E11	DIN16	F2	J5	DIO6	F7
A2	PIN2	F3	B10	DIN7	F8	F1	IOADD5	F6	J6	DIO9	F10
A3	PIN3	F4	B11	DIN10	F11	F2	UWS	F11	J7	DIO10	F11
A4	PIN5	F6	C1	$\overline{\text{LD}}$	F11	F3	IOADD9	F10	J10	DIO21	F7
A5	PIN8	F9	C2	$\overline{\text{RD}}$	F1	F9	GND	GND	J11	DIO23	F9
A6	V _{CC}	V _{CC}	C5	PIN6	F7	F10	DIN21	F7	K1	IOADD1	F2
A7	PIN9	F10	C6	CLK	F0	F11	DIN17	F3	K2	DIO0	F1
A8	DIN2	F3	C7	GND	GND	G1	IOADD7	F8	K3	DIO1	F2
A9	DIN4	F5	C10	DIN9	F10	G2	IOADD6	F7	K4	DIO4	F5
A10	DIN5	F6	C11	DIN11	F12	G3	IOADD8	F9	K5	DIO7	F8
A11	DIN8	F9	D1	FCT1	F13	G9	DIN18	F4	K6	DIO8	F9
B1	$\overline{\text{START}}$	F10	D2	FCT2	F14	G10	DIN20	F6	K7	DIO12	F13
B2	$\overline{\text{FC}}$	F16	D10	DIN12	F13	G11	DIN19	F5	K8	DIO15	F1
B3	PIN1	F2	D11	DIN13	F14	H1	IOADD4	F5	K9	DIO18	F4
B4	PIN4	F5	E1	GND	GND	H2	IOADD3	F4	K10	DIO20	F6
B5	PIN7	F8	E2	$\overline{\text{WR}}$	F2	H10	DIN23	F9	K11	DIO22	F8
B6	DIN1	F2	E3	FCT0	F12	H11	DIN22	F8	L1	V _{CC}	V _{CC}
B7	DIN0	F1	E9	DIN14	F15	J1	IOADD2	F3	L2	DIO2	F3
B8	DIN3	F4	E10	DIN15	F1	J2	IOADD0	F1	L3	DIO3	F4
									L4	DIO4	F6

NOTES:

11. V_{CC}/2 (2.7V ±10%) used for outputs only.
12. 47kΩ (±20%) resistor connected to all pins except V_{CC} and GND.
13. V_{CC} = 5.5 ±0.5V.
14. 0.1μF (min) capacitor between V_{CC} and GND per position.
15. F_O = 100kHz ±10%, F1 = F_O/2, F2 = F_O/2 . . . F16 = F_O/2, 40% - 60% duty cycle.
16. Input Voltage Limits: V_{IL} = 0.8V max. V_{IH} = 4.5V ±10%.

Die Characteristics**DIE DIMENSIONS:**

330 x 281 x 19 ± 1mils

METALLIZATION:

Type: Si - Al or Si-Al-Cu

Thickness: 8kÅ

GLASSIVATION:

Type: Nitrox

Thickness: 10kÅ

WORST CASE CURRENT DENSITY:0.47 x 10⁵ A/cm²

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.

Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com