

n FEATURES

- \ddot{Y} Wide V_{CC} low operation voltage : 1.65V ~ 3.6V
- $\ddot{Y}~$ Ultra low power consumption :

 $V_{CC} = 3.0V$ Operation current : 5.0mA at 70ns at 25^oC 1.5mA at 1MHz at 25^oC Standby current : 2.5uA at 25^oC

 $V_{CC} = 2.0V$ Data retention current : 2.5uA at 25°C

Ϋ High speed access time :

-70 70ns at 1.8V at 85^oC

 $\ddot{\mathbf{Y}}$ Automatic power down when chip is deselected

- \ddot{Y} Easy expansion with $\overline{CE1}$, CE2 and \overline{OE} options
- $\ddot{Y}\,$ Three state outputs and TTL compatible
- Ϋ Fully static operation, no clock, no refreash
- $\ddot{Y}\,$ Data retention supply voltage as low as 1.0V

n PRODUCT FAMILY

n **DESCRIPTION**

The BH62UV8000 is a high performance, ultra low power CMOS Static Random Access Memory organized as 1,048,576 by 8 bits and operates in a wide range of 1.65V to 3.6V supply voltage.

Advanced CMOS technology and circuit techniques provide both high speed and low power features with typical operating current of 1.5mA at 1MHz at 3.6V/25^oC and maximum access time of 70ns at 1.8V/85^oC.


Easy memory expansion is provided by an active LOW chip enable $\overline{(CE1)}$, an active HIGH chip enable (CE2) and active LOW output enable $\overline{(OE)}$ and three-state output drivers.

The BH62UV8000 has an automatic power down feature, reducing the power consumption significantly when chip is deselected.


The BH62UV8000 is available in DICE form and 48-ball BGA package.

	OPERATING TEMPERATURE	V _{CC} RANGE	SPEED	POWER CONSUMPTION					
PRODUCT FAMILY			(ns)	STANDBY (I _{CCSB1} , Max)		Operating (I _{cc} , Max)		PKG TYPE	
			V _{CC} =1.8~3.6V	V _{CC} =3.6V	V _{CC} =1.8V	$V_{CC}=3.6V$	V _{CC} =1.8V		
BH62UV8000AI BH62UV8000DI	+0 [°] C to +70 [°] C	1.65V ~ 3.6V	70	13uA	10uA	10mA	7mA	BGA-48-0608	
	-25°C to +85°C		70	15uA	12uA	10mA	7mA	DICE	

n PIN CONFIGURATIONS



n BLOCK DIAGRAM



Brilliance Semiconductor, Inc. reserves the right to modify document contents without notice. *Detailed product characteristic test report is available upon request and being accepted.*



n PIN DESCRIPTIONS

Name	Function
A0-A19 Address Input	These 20 address inputs select one of the 1,048,576 x 8 bit in the RAM
CE1 Chip Enable 1 Input	CE1 is active LOW and CE2 is active HIGH. Both chip enables must be active when
CE2 Chip Enable 2 Input	data read from or write to the device. If either chip enable is not active, the device is deselected and is in standby power mode. The DQ pins will be in the high impedance state when the device is deselected.
WE Write Enable Input	The write enable input is active LOW and controls read and write operations. With the chip selected, when \overline{WE} is HIGH and \overline{OE} is LOW, output data will be present on the DQ pins; when \overline{WE} is LOW, the data present on the DQ pins will be written into the selected memory location.
OE Output Enable Input	The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impendence state when OE is inactive.
DQ0-DQ7 Data Input/Output Ports	8 bi-directional ports are used to read data from or write data into the RAM.
V _{cc}	Power Supply
V _{SS}	Ground

n TRUTH TABLE

MODE	CE1	CE2	WE	OE	I/O OPERATION	V _{cc} CURRENT
Chip De-selected	Н	х	х	х	High Z	
(Power Down)	Х	L	Х	Х	High Z	I _{CCSB} , I _{CCSB1}
Output Disabled	L	Н	н	н	High Z	I _{cc}
Read	L	Н	н	L	D _{OUT}	Icc
Write	L	Н	L	х	D _{IN}	Icc

NOTES: H means $V_{\text{IH}}\text{; L}$ means $V_{\text{IL}}\text{; X}$ means don't care (Must be V_{IH} or V_{IL} state)

n ABSOLUTE MAXIMUM RATINGS (1)

SYMBOL	PARAMETER	RATING	UNITS
V_{TERM}	Terminal Voltage with Respect to GND	-0.5 ⁽²⁾ to 4.6V	V
T _{BIAS}	Temperature Under Bias	-40 to +125	°C
T _{STG}	Storage Temperature	-60 to +150	°C
PT	Power Dissipation	1.0	W
I _{OUT}	DC Output Current	20	mA

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. -2.0V in case of AC pulse width less than 30 ns

n OPERATING RANGE

RANG	AMBIENT TEMPERATURE	Vcc
Commercial	0° C to + 70° C	1.65V ~ 3.6V
Industrial	-25° C to + 85° C	1.65V ~ 3.6V

n CAPACITANCE ⁽¹⁾ ($T_A = 25^{\circ}C$, f = 1.0MHz)

SYMBOL	PAMAMETER	CONDITIONS	MAX.	UNITS
C _{IN}	Input Capacitance	$V_{IN} = 0V$	6	pF
C _{IO}	Input/Output Capacitance	$V_{I/O} = 0V$	8	pF

1. This parameter is guaranteed and not 100% tested.



n <u>DC ELECTRICAL CHARACTERISTICS</u> ($T_A = -25^{\circ}C$ to +85^oC)

PARAMETER NAME	PARAMETER	TEST CONDITIONS		MIN.	TYP. ⁽¹⁾	MAX.	UNITS
V _{cc}	Power Supply			1.65		3.6	V
VIL	Input Low Voltage		V _{CC} =1.8V V _{CC} =3.6V	-0.3 ⁽²⁾		0.4	V
VIH	Input High Voltage		V _{CC} =1.8V V _{CC} =3.6V	1.4 2.0		V _{CC} +0.3 ⁽³⁾	V
I _{IL}	Input Leakage Current	$\frac{V_{IN} = 0V \text{ to } V_{CC},}{CE1} = V_{IH} \text{ or } CE2 = V_{IL}$				1	uA
ILO	Output Leakage Current	$\frac{V_{I/O} = 0V \text{ to } V_{CC},}{CE1 = V_{IH} \text{ or } CE2 = V_{IL} \text{ or } \overline{OE} = V}$	IH			1	uA
V _{OL}	Output Low Voltage	$V_{CC} = Max, I_{OL} = 0.1mA$ $V_{CC} = Max, I_{OL} = 2.0mA$	V _{CC} =1.8V V _{CC} =3.6V	-		0.2	V
V _{OH}	Output High Voltage	V_{CC} = Min, I_{OH} = -0.1mA V_{CC} = Min, I_{OH} = -1.0mA	V _{CC} =1.8V V _{CC} =3.6V	V _{CC} -0.2 2.4			V
Icc	Operating Power Supply Current	$\overline{CE1} = V_{IL}, CE2 = V_{IH},$ $I_{DQ} = 0mA, f = F_{MAX}^{(4)}$	V _{CC} =1.8V V _{CC} =3.6V		4.5 5.0	7 10	mA
Icc1	Operating Power Supply Current	$\overline{CE1} = V_{IL}$ and $CE2 = V_{IH}$, $I_{DQ} = 0mA$, f = 1MHz	V _{CC} =1.8V V _{CC} =3.6V		1.0 1.5	1.5 2.0	mA
Іссяв	Standby Current – TTL	$\overline{CE1} = V_{IH}, \text{ or } CE2 = V_{IL},$ $I_{DQ} = 0mA$	V _{cc} =1.8V V _{cc} =3.6V			0.5 1.0	mA
I _{CCSB1} ⁽⁵⁾	Standby Current – CMOS	$\label{eq:cell} \hline \hline \hline CE1 {\geqq} V_{CC} {-} 0.2V \text{ or } CE2 {\le} 0.2V, \\ V_{IN} {\geqq} V_{CC} {-} 0.2V \text{ or } V_{IN} {\le} 0.2V \\ \hline \hline \hline \hline \hline \\ \hline \hline \hline \hline \hline \\ \hline \hline \hline \\ \hline \hline \hline \\ \hline \hline \hline \\ \hline \\ \hline \hline \\ \hline \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \hline \\ \hline \\ \hline \hline \\ \hline \\ \hline \hline \hline \\ \hline \hline \hline \hline \\ \hline \hline \hline \\ \hline \hline \hline \\ \hline \hline \hline \hline \\ \hline \hline \hline \hline \hline \\ \hline \hline$	V _{CC} =1.8V V _{CC} =3.6V		2.5 2.5	12 15	uA

1.

Typical characteristics are at $T_A=25^{\circ}C$. Undershoot: -1.0V in case of pulse width less than 20 ns. 2.

3. Overshoot: V_{CC} +1.0V in case of pulse width less than 20 ns.

4. F_{MAX}=1/t_{RC.}

5. $I_{CCSB1(MAX.)}$ is 10uA/13uA at V_{CC}=1.8V/3.6V and $T_{A}{=}0^{o}C$ ~ $70^{o}C.$

n DATA RETENTION CHARACTERISTICS ($T_A = -25^{\circ}C$ to +85°C)


SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP. ⁽¹⁾	MAX.	UNITS
V _{DR}	V_{CC} for Data Retention	$\label{eq:cell} \hline \hline CE1 \geqq V_{CC} \text{-} 0.2 \text{V or } CE2 \leqq 0.2 \text{V}, \\ V_{\text{IN}} \geqq V_{\text{CC}} \text{-} 0.2 \text{V or } V_{\text{IN}} \leqq 0.2 \text{V} \\ \hline \hline \end{array}$	1.0			V
I _{CCDR} ⁽³⁾	Data Retention Current	$\label{eq:constraint} \begin{array}{ c c c c c } \hline \hline CE1 \geqq V_{CC} \hbox{-} 0.2V \text{ or } CE2 \leqq 0.2V, & $V_{cc} \hbox{-} 1.0V$ \\ \hline V_{IN} \geqq V_{CC} \hbox{-} 0.2V \text{ or } V_{IN} \leqq 0.2V & $V_{cc} \hbox{-} 2.0V$ \\ \hline \end{array}$		0.5 2.5	3.0 12	uA
t _{CDR}	Chip Deselect to Data Retention Time	See Retention Waveform	0			ns
t _R	Operation Recovery Time		t _{RC} ⁽²⁾			ns

1. T_A=25^oC.

2. t_{RC} = Read Cycle Time.


3. $I_{CCDR(MAX.)}$ is 2.5uA /10uA at V_{CC}=1.0V/2.0V and $T_{A}{=}0^{\rm o}C$ ~ $70^{\rm o}C.$

n LOW V_{cc} DATA RETENTION WAVEFORM (1) (CE1 Controlled)






n LOW V_{cc} DATA RETENTION WAVEFORM (2) (CE2 Controlled)



n AC TEST CONDITIONS

(Test Load and Input/Output Reference)

Input Pulse Le	V _{CC} / 0V			
Input Rise and	1V/ns			
Input and Outp Reference Lev		0.5Vcc		
Output Load	t _{CLZ1} , t _{CLZ2} , t _{OLZ} , t _{CHZ1} , t _{CHZ2} , t _{OHZ} , t _{WHZ} , t _{OW}	$C_L = 5pF+1TTL$		
	Others	$C_L = 30pF+1TTL$		



n KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	MUST BE STEADY
	MAY CHANGE FROM "H" TO "L"	WILL BE CHANGE FROM "H" TO "L"
	MAY CHANGE FROM "L" TO "H"	WILL BE CHANGE FROM "L" TO "H"
	DON'T CARE ANY CHANGE PERMITTED	CHANGE : STATE UNKNOW
	DOES NOT APPLY	CENTER LINE IS HIGH INPEDANCE "OFF" STATE

1. Including jig and scope capacitance.

n AC ELECTRICAL CHARACTERISTICS ($T_A = -25^{\circ}C$ to $+85^{\circ}C$)


READ CYCLE

JEDEC PARAMETER	PARANETER				LE TIME : 7	70ns	
NAME	NAME	DESCRIPTION		MIN.	TYP.	MAX.	UNITS
t _{avax}	t _{RC}	Read Cycle Time		70			ns
t _{AVQX}	t _{AA}	Address Access Time				70	ns
t _{E1LQV}	t _{ACS1}	Chip Select Access Time	(CE1)			70	ns
t _{E2LQV}	t _{ACS2}	Chip Select Access Time	(CE2)			70	ns
t _{GLQV}	t _{OE}	Output Enable to Output Valid				30	ns
t _{E1LQX}	t _{CLZ1}	Chip Select to Output Low Z	(CE1)	10			ns
t _{E2LQX}	t _{CLZ2}	Chip Select to Output Low Z	(CE2)	10			ns
t _{GLQX}	t _{oLZ}	Output Enable to Output Low Z		5			ns
t _{E1HQZ}	t _{CHZ1}	Chip Select to Output High Z	(CE1)			25	ns
t _{E2HQZ}	t _{CHZ2}	Chip Select to Output High Z	(CE2)			25	ns
t _{GHQZ}	t _{онz}	Output Enable to Output High Z				25	ns
t _{AVQX}	t _{он}	Data Hold from Address Change		10			ns



n SWITCHING WAVEFORMS (READ CYCLE)

READ CYCLE 1 (1,2,4)



NOTES:

1. $\overline{\text{WE}}$ is high in read Cycle.

2. Device is continuously selected when $\overline{CE1} = V_{IL}$ and $CE2 = V_{IH}$.

- 3. Address valid prior to or coincident with CE1 transition low and/or CE2 transition high.
- 4. $\overline{OE} = V_{IL}$.
- 5. Transition is measured \pm 500mV from steady state with CL = 5pF.

The parameter is guaranteed but not 100% tested.




n AC ELECTRICAL CHARACTERISTICS ($T_A = -25^{\circ}C$ to $+85^{\circ}C$)

WRITE CYCLE


JEDEC PARAMETER	PARANETER	DESCRIPTION		CYC	LE TIME : 7	70ns	UNITS
NAME	NAME	DESCRIPTION		MIN.	TYP.	MAX.	UNITS
t _{avax}	twc	Write Cycle Time		70			ns
t _{AVWL}	t _{AS}	Address Set up Time		0			ns
t _{avwh}	t _{AW}	Address Valid to End of Write		50			ns
t _{ELWH}	t _{cw}	Chip Select to End of Write		50			ns
t _{wLWH}	t _{WP}	Write Pulse Width		35			ns
t _{WHAX}	t _{wR1}	Write Recovery Time (CE	1, WE)	0			ns
t _{E2LAX}	t _{WR2}	Write Recovery Time	(CE2)	0			ns
t _{WLQZ}	t _{wHZ}	Write to Output High Z				20	ns
t _{dvwн}	t _{DW}	Data to Write Time Overlap		30			ns
t _{WHDX}	t _{DH}	Data Hold from Write Time		0			ns
t _{GHQZ}	t _{онz}	Output Disable to Output in High Z				25	ns
twhax	tow	End of Write to Output Active		5			ns

n SWITCHING WAVEFORMS (WRITE CYCLE)

WRITE CYCLE 1⁽¹⁾








NOTES:

- 1. $\overline{\text{WE}}$ must be high during address transitions.
- The internal write time of the memory is defined by the overlap of CE1 and CE2 active and WE low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
- 3. t_{WR} is measured from the earlier of $\overline{CE1}$ or \overline{WE} going high or CE2 going low at the end of write cycle.
- 4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- If the CE1 low transition or the CE2 high transition occurs simultaneously with the WE low transitions or after the WE transition, output remain in a high impedance state.
- 6. \overline{OE} is continuously low ($\overline{OE} = V_{IL}$).
- 7. D_{OUT} is the same phase of write data of this write cycle.
- 8. D_{OUT} is the read data of next address.
- If CE1 is low and CE2 is high during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 10.Transition is measured \pm 500mV from steady state with C_L = 5pF. The parameter is guaranteed but not 100% tested.
- 11.t_{CW} is measured from the later of CE1 going low or CE2 going high to the end of write.




n ORDERING INFORMATION



Note:

Brilliance Semiconductor Inc. (BSI) assumes no responsibility for the application or use of any product or circuit described herein. BSI does not authorize its products for use as critical components in any application in which the failure of the BSI product may be expected to result in significant injury or death, including life-support systems and critical medical instruments.

n PACKAGE DIMENSIONS



48 mini-BGA (6 x 8)



n Revision History

Revision No.	History	Draft Date	<u>Remark</u>
1.0	Initial Production Version	July 15,2005	Initial