## General Description

The AAT2512 is a member of AnalogicTech's Total Power Management IC ${ }^{\text {TM }}$ (TPMIC ${ }^{\text {TM }}$ ) product family. It is a dual channel synchronous buck converter operating with an input voltage range of 2.7 V to 5.5 V , making it ideal for applications with singlecell lithium-ion/polymer batteries.

Both regulators have independent input and enable pins. Offered with fixed or adjustable output voltages, each channel is designed to operate with $27 \mu \mathrm{~A}$ (typical) of quiescent current, allowing for high efficiency under light load conditions.
The AAT2512 requires only three external components $\left(C_{I_{N}}, C_{\text {OUT }}\right.$, and $\left.L_{x}\right)$ for each converter, minimizing cost and real estate. Both channels are designed to deliver 400 mA of load current and operate with a switching frequency of 1.4 MHz , reducing the size of external components.

The AAT2512 is available in a Pb-free, 12-pin TDFN33 package and is rated over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.

## Features

## SystemPower ${ }^{\text {™ }}$

- $\mathrm{V}_{\mathrm{IN}}$ Range: 2.7 V to 5.5 V
- Output Current:
- Channel 1: 400 mA
- Channel 2: 400 mA
- 98\% Efficient Step-Down Converter
- Integrated Power Switches
- 100\% Duty Cycle
- 1.4 MHz Switching Frequency
- Internal Soft Start
- $150 \mu \mathrm{~s}$ Typical Turn-On Time
- Over-Temperature Protection
- Current Limit Protection
- Available in TDFN33-12 Package
- $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Temperature Range


## Applications

- Cellular Phones
- Digital Cameras
- Handheld Instruments
- Microprocessor / DSP Core/ IO Power
- PDAs and Handheld Computers


## Typical Application



## Pin Descriptions

| Pin \# | Symbol | Function |
| :---: | :---: | :--- |
| 1 | EN1 | Enable pin for Channel 1. When connected low, it disables the channel and consumes <br> less than 1 $\mu$ A of current. When connected high, normal operation. |
| 2 | FB1 | Feedback input pin for Channel 1. This pin is connected to the converter output. It is used <br> to see the output of the converter to regulate to the desired value via an external resistor <br> divider. |
| $3,6,7,10$ | GND | Ground. |
| 4 | EN2 | Enable pin for Channel 2. When connected low, it disables the channel and consumes <br> less than 1 $\mu$ A of current. When connected high, normal operation. |
| 5 | FB2 | Feedback input pin for Channel 2. This pin is connected to the converter output. It is used <br> to see the output of the converter to regulate to the desired value via an external resistor <br> divider. |
| 8 | LX2 | Power switching node for Channel 2. Output switching node that connects to the output <br> inductor. |
| 11 | VIN2 | Input supply voltage for Channel 2. Must be closely decoupled. <br> 12 |
| VIN1 | Power switching node for Channel 2. Output switching node that connects to the output <br> inductor. | Input supply voltage for Channel 1. Must be closely decoupled. |

## Pin Configuration

TDFN33-12
(Top View)


## Absolute Maximum Ratings ${ }^{1}$

| Symbol | Description | Value | Units |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{I N}$ | Input Voltages to GND | 6.0 | V |
| $\mathrm{~V}_{\mathrm{LX}}$ | LX to GND | -0.3 to $\mathrm{V}_{\mathrm{P}}+0.3$ | V |
| $\mathrm{~V}_{\mathrm{FB}}$ | FB1 and FB2 to GND | -0.3 to $\mathrm{V}_{\mathrm{P}}+0.3$ | V |
| $\mathrm{~V}_{\mathrm{EN}}$ | EN1 and EN2 to GND | -0.3 to 6.0 | V |
| $\mathrm{~T}_{J}$ | Operating Junction Temperature Range | -40 to 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{LEAD}}$ | Maximum Soldering Temperature (at leads, 10 sec$)$ | 300 | ${ }^{\circ} \mathrm{C}$ |

## Thermal Information

| Symbol | Description | Value | Units |
| :---: | :--- | :---: | :---: |
| $\mathrm{P}_{\mathrm{D}}$ | Maximum Power Dissipation | 2.0 | W |
| $\theta_{\mathrm{JA}}$ | ${\text { Thermal Resistance }{ }^{2}}^{50}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |

1. Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. Functional operation at conditions other than the operating conditions specified is not implied. Only one Absolute Maximum Rating should be applied at any one time. 2. Mounted on an FR4 board.

## Electrical Characteristics ${ }^{1}$

$\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| Symbol | Description | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IN }}$ | Input Voltage |  | 2.7 |  | 5.5 | V |
| $V_{\text {OUT }}$ | Output Voltage Tolerance | $\begin{aligned} & \mathrm{I}_{\mathrm{OUT}}=0 \text { to } 400 \mathrm{~mA} ; \\ & \mathrm{V}_{\text {IN }}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \end{aligned}$ | -3.0 |  | 3.0 | \% |
| $\mathrm{V}_{\text {OUT }}$ | Output Voltage Range |  | 0.6 |  | $\mathrm{V}_{\text {IN }}$ | V |
| $\mathrm{I}_{\mathrm{Q}}$ | Quiescent Current | Per Channel |  | 27 | 70 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SHDN }}$ | Shutdown Current | EN1 = EN2 = GND |  |  | 1.0 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {LX_LEAK }}$ | LX Leakage Current | $\mathrm{V}_{\text {IN }}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{LX}}=0$ to $\mathrm{V}_{\text {IN }}$ |  |  | 1.0 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {FB }}$ | Feedback Leakage | $\mathrm{V}_{\mathrm{FB}}=1.0 \mathrm{~V}$ |  |  | 0.2 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {LIM }}$ | P-Channel Current Limit | Both Channels |  | 1.2 |  | A |
| $\mathrm{R}_{\mathrm{DS}(\mathrm{ON}) \mathrm{H}}$ | High Side Switch On Resistance |  |  | 0.45 |  | $\Omega$ |
| $\mathrm{R}_{\mathrm{DS} \text { (ON)L }}$ | Low Side Switch On Resistance |  |  | 0.40 |  | $\Omega$ |
| $\Delta \mathrm{V}_{\text {LINE }}$ | Line Regulation | $\mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}$ to 5.5 V |  | 0.2 |  | \% |
| $\mathrm{F}_{\text {Osc }}$ | Oscillator Frequency |  |  | 1.4 |  | MHz |
| $\mathrm{T}_{\mathrm{s}}$ | Start-Up Time | From Enable to Output Regulation; Both Channels |  | 150 |  | $\mu \mathrm{S}$ |
| $\mathrm{T}_{\mathrm{SD}}$ | Over-Temperature Shutdown Threshold |  |  | 140 |  | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{HYS}}$ | Over-Temperature Shutdown Hysteresis |  |  | 15 |  | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\text {EN(L) }}$ | Enable Threshold Low |  |  |  | 0.6 | V |
| $\mathrm{V}_{\text {EN(H) }}$ | Enable Threshold High |  | 1.4 |  |  | V |
| $\mathrm{I}_{\text {EN }}$ | Input Low Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{FB}}=5.5 \mathrm{~V}$ | -1.0 |  | 1.0 | $\mu \mathrm{A}$ |

[^0] by design, characterization, and correlation with statistical process controls.

## Typical Characteristics

EN1 $=\mathrm{V}_{\mathrm{IN}} ;$ EN2 $=$ GND.



Efficiency vs. Load
( $\mathrm{V}_{\text {OUT }}=2.5 \mathrm{~V} ; \mathrm{L}=6.8 \mu \mathrm{H}$ )


Efficiency vs. Load
( $\mathrm{V}_{\text {oUt }}=3.3 \mathrm{~V} ; \mathrm{L}=6.8 \mu \mathrm{H}$ )


## Typical Characteristics

EN1 $=V_{\mathbb{I N}} ;$ EN2 $=$ GND.

Soft Start
$\left(V_{\text {IN }}=3.6 \mathrm{~V} ; \mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V} ; \mathrm{I}_{\text {OUT }}=400 \mathrm{~mA}\right)$


Output Voltage Error vs. Temperature
$\left(\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=1.8 \mathrm{~V} ; \mathrm{I}_{\text {OUT }}=400 \mathrm{~mA}\right)$


Frequency vs. Input Voltage


Line Regulation
( $\mathrm{V}_{\text {out }}=1.8 \mathrm{~V}$ )


Switching Frequency vs. Temperature
( $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}$; $\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}$ )


No Load Quiescent Current vs. Input Voltage


## Typical Characteristics

EN1 $=V_{I N} ;$ EN2 $=G N D$.

P-Channel $R_{\text {DS(ON) }}$ vs. Input Voltage


Load Transient Response
( 1 mA to $300 \mathrm{~mA} ; \mathrm{V}_{\text {IN }}=3.6 \mathrm{~V} ; \mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}$;
$\left.C_{1}=10 \mu \mathrm{~F} ; \mathrm{C}_{\mathrm{FF}}=100 \mathrm{pF}\right)$


Time ( $50 \mu \mathrm{~s} / \mathrm{div}$ )

Load Transient Response
( 300 mA to $400 \mathrm{~mA} ; \mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}$; $\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V} ; \mathrm{C}_{1}=10 \mu \mathrm{~F}$ )


## N-Channel $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ vs. Input Voltage



Load Transient Response
( 300 mA to 400 mA ; $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}$; $\left.\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V} ; \mathrm{C}_{1}=4.7 \mu \mathrm{~F}\right)$


Time ( $50 \mu \mathrm{~s} / \mathrm{div}$ )

Load Transient Response
$\left(300 \mathrm{~mA}\right.$ to $400 \mathrm{~mA} ; \mathrm{V}_{\text {IN }}=3.6 \mathrm{~V} ; \mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}$; $\mathrm{C}_{1}=10 \mu \mathrm{~F} ; \mathrm{C}_{4}=100 \mathrm{pF}$ )


## Typical Characteristics

EN1 $=\mathrm{V}_{\mathrm{IN}} ;$ EN2 $=$ GND.

Line Response
( $\mathrm{V}_{\text {out }}=1.8 \mathrm{~V}$ @ 400 mA )


Output Ripple
$\left(\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V} ; \mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V} ; \mathrm{I}_{\text {OUT }}=400 \mathrm{~mA}\right)$


Output Ripple
$\left(\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V} ; \mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}\right.$; $\left.\mathrm{I}_{\text {OUT }}=1 \mathrm{~mA}\right)$


## Functional Block Diagram



Note: Internal resistor divider included for $\geq 1.2 \mathrm{~V}$ versions. For low voltage versions, the feedback pin is tied directly to the error amplifier input.

## Functional Description

The AAT2512 is a high performance power management IC comprised of two buck converters. Each channel has independent input voltages and enable/disable pins. Designed to operate at 1.4 MHz of switching frequency, the converters require only three external components ( $\mathrm{C}_{\mathbb{N}^{N}}, \mathrm{C}_{\text {OUT }}$, and $\mathrm{L}_{\mathrm{X}}$ ), minimizing cost and size of external components.
Both converters are designed to operate with an input voltage range of 2.7 V to 5.5 V . Typical values of the output filter are $4.7 \mu \mathrm{H}$ and $4.7 \mu \mathrm{~F}$ ceramic capacitor. The output voltage operates to as low as 0.6 V and is offered as both fixed and adjustable. Power devices are sized for 400 mA current capability while maintaining over $90 \%$ efficiency at full load. Light load efficiency is maintained at greater than $80 \%$ down to $500 \mu \mathrm{~A}$ of load current. Both channels have excellent transient response, load, and line regulation. Transient response time is typically less than $20 \mu \mathrm{~s}$.

The AAT2512 also features soft-start control to limit inrush current. Soft start increases the inductor current limit point in discrete steps when power is applied to the input or when the enable pins are pulled high. It limits the current surge seen at the input and eliminates output voltage overshoot. The enable input, when pulled low, forces the converter into a low power, non-switching state consuming less than $1 \mu \mathrm{~A}$ of current.
For overload conditions, the peak input current is limited. As load impedance decreases and the output voltage falls closer to zero, more power is dissipated internally, raising the device temperature. Thermal protection completely disables switching when internal dissipation becomes excessive, protecting the device from damage. The junction overtemperature threshold is $140^{\circ} \mathrm{C}$ with $15^{\circ} \mathrm{C}$ of hysteresis. The under-voltage lockout guarantees sufficient $\mathrm{V}_{\mathbb{I N}}$ bias and proper operation of all internal circuits prior to activation.

## Applications Information

## Inductor Selection

The step-down converter uses peak current mode control with slope compensation to maintain stability for duty cycles greater than $50 \%$. The output inductor value must be selected so the inductor current down slope meets the internal slope compensation requirements. The internal slope compensation for the adjustable and low-voltage fixed versions of the AAT2512 is $0.24 \mathrm{~A} / \mu \mathrm{sec}$. This equates to a slope compensation that is $75 \%$ of the inductor current down slope for a 1.5 V output and $4.7 \mu \mathrm{H}$ inductor.

$$
\mathrm{m}=\frac{0.75 \cdot \mathrm{~V}_{\mathrm{O}}}{\mathrm{~L}}=\frac{0.75 \cdot 1.5 \mathrm{~V}}{4.7 \mu \mathrm{H}}=0.24 \frac{\mathrm{~A}}{\mu \mathrm{sec}}
$$

This is the internal slope compensation for the adjustable ( 0.6 V ) version or low-voltage fixed version. When externally programming the 0.6 V version to a 2.5 V output, the calculated inductance would be $7.5 \mu \mathrm{H}$.

$$
\begin{aligned}
L & =\frac{0.75 \cdot V_{0}}{m}=\frac{0.75 \mathrm{~V}}{0.24 \mathrm{~A} / \mu \mathrm{sec}} \approx 3 \frac{\mu \mathrm{sec}}{\mathrm{~A}} \cdot \mathrm{~V}_{\mathrm{O}} \\
& =3 \frac{\mu \mathrm{sec}}{\mathrm{~A}} \cdot 2.5 \mathrm{~V}=7.5 \mu \mathrm{H}
\end{aligned}
$$

In this case, a standard $6.8 \mu \mathrm{H}$ value is selected. For high-voltage fixed versions ( 2.5 V and above), $\mathrm{m}=0.48 \mathrm{~A} / \mu$ sec. Table 1 displays inductor values for the AAT2512 fixed and adjustable options.

Manufacturer's specifications list both the inductor DC current rating, which is a thermal limitation, and the peak current rating, which is determined by the saturation characteristics. The inductor should not show any appreciable saturation under normal load conditions. Some inductors may meet the peak and average current ratings yet result in excessive losses due to a high DCR. Always consider the losses associated with the DCR and its effect on the total converter efficiency when selecting an inductor.
The $4.7 \mu \mathrm{H}$ CDRH3D16 series inductor selected from Sumida has a $105 \mathrm{~m} \Omega \mathrm{DCR}$ and a 900 mA DC current rating. At full load, the inductor DC loss is 17 mW which gives a $2.8 \%$ loss in efficiency for a 400 mA 1.5 V output.

## Input Capacitor

Select a $4.7 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ X7R or X 5 R ceramic capacitor for the input. To estimate the required input capacitor size, determine the acceptable input ripple level ( $\mathrm{V}_{\mathrm{PP}}$ ) and solve for C . The calculated value varies with input voltage and is a maximum when $\mathrm{V}_{\mathrm{IN}}$ is double the output voltage.

$$
C_{\mathrm{IN}}=\frac{\frac{\mathrm{V}_{\mathrm{O}}}{\mathrm{~V}_{\mathrm{IN}}} \cdot\left(1-\frac{\mathrm{V}_{\mathrm{O}}}{\mathrm{~V}_{\mathrm{IN}}}\right)}{\left(\frac{\mathrm{V}_{\mathrm{PP}}}{\mathrm{I}_{\mathrm{O}}}-E S R\right) \cdot \mathrm{F}_{\mathrm{S}}}
$$

This equation provides an estimate for the input capacitor required for a single channel.

| Configuration | Output Voltage | Inductor |
| :---: | :---: | :---: |
| 0.6V Adjustable With <br> External Feedback | $1 \mathrm{~V}, 1.2 \mathrm{~V}$ | $2.2 \mu \mathrm{H}$ |
|  | $1.5 \mathrm{~V}, 1.8 \mathrm{~V}$ | $4.7 \mu \mathrm{H}$ |
|  | $2.5 \mathrm{~V}, 3.3 \mathrm{~V}$ | $6.8 \mu \mathrm{H}$ |
| Fixed Output | 0.6 V to 3.3 V | $4.7 \mu \mathrm{H}$ |

Table 1: Inductor Values.

The equation below solves for input capacitor size for both channels. It makes the worst-case assumptions that both converters are operating at $50 \%$ duty cycle and are synchronized.

$$
\mathrm{C}_{\mathrm{IN}}=\frac{1}{\left(\frac{\mathrm{~V}_{\mathrm{PP}}}{\mathrm{I}_{\mathrm{O} 1}+\mathrm{I}_{\mathrm{O} 2}}-E S R\right) \cdot 4 \cdot \mathrm{~F}_{\mathrm{S}}}
$$

Because the AAT2512 channels will generally operate at different duty cycles and are not synchronized, the actual ripple will vary and be less than the ripple ( $\mathrm{V}_{\mathrm{PP}}$ ) used to solve for the input capacitor in the equation above.
Always examine the ceramic capacitor DC voltage coefficient characteristics when selecting the proper value. For example, the capacitance of a $10 \mu \mathrm{~F}$ 6.3V X5R ceramic capacitor with 5V DC applied is actually about $6 \mu \mathrm{~F}$.

The maximum input capacitor RMS current is:
$\left.I_{\text {RMS }}=I_{O 1} \cdot\left(\sqrt{\frac{V_{01}}{V_{I N}} \cdot\left(1-\frac{V_{01}}{V_{\text {IN }}}\right.}\right)\right)+I_{O 2} \cdot\left(\sqrt{\frac{V_{02}}{V_{\text {IN }}} \cdot\left(1-\frac{V_{02}}{V_{\text {IN }}}\right.}\right)$,
The input capacitor RMS ripple current varies with the input and output voltage and will always be less than or equal to half of the total DC load current of both converters combined.

$$
I_{\text {RMs(MAX) }}=\frac{I_{\text {O1(MAX) }}+I_{\text {O2(MAX) }}}{2}
$$

This equation also makes the worst-case assumption that both converters are operating at $50 \%$ duty cycle and are synchronized. Since the converters are not synchronized and are not both operating at $50 \%$ duty cycle, the actual RMS current will always be less than this. Losses associated with the input ceramic capacitor are typically minimal.
The term $\frac{V_{0}}{V_{\text {IN }}} \cdot\left(1-\frac{V_{0}}{V_{\text {N }}}\right)$ appears in both the input voltage ripple and input capacitor RMS current equations. It is a maximum when $\mathrm{V}_{\mathrm{O}}$ is twice $\mathrm{V}_{\mathbb{N}}$. This is why the input voltage ripple and the input capacitor RMS current ripple are a maximum at $50 \%$ duty cycle.

The input capacitor provides a low impedance loop for the edges of pulsed current drawn by the AAT2512. Low ESR/ESL X7R and X5R ceramic capacitors are ideal for this function. To minimize the stray inductance, the capacitor should be placed as closely as possible to the IC. This keeps the high frequency content of the input current localized, minimizing EMI and input voltage ripple.
The proper placement of the input capacitor (C3 and C8) can be seen in the evaluation board layout in Figure 4. Since decoupling must be as close to the input pins as possible, it is necessary to use two decoupling capacitors. C3 provides the bulk capacitance required for both converters, while C8 is a high frequency bypass capacitor for the second channel (see C3 and C8 placement in Figure 4).

A laboratory test set-up typically consists of two long wires running from the bench power supply to the evaluation board input voltage pins. The inductance of these wires, along with the low ESR ceramic input capacitor, can create a high $Q$ network that may affect converter performance.
This problem often becomes apparent in the form of excessive ringing in the output voltage during load transients. Errors in the loop phase and gain measurements can also result.

Since the inductance of a short printed circuit board trace feeding the input voltage is significantly lower than the power leads from the bench power supply, most applications do not exhibit this problem.

In applications where the input power source lead inductance cannot be reduced to a level that does not affect converter performance, a high ESR tantalum or aluminum electrolytic capacitor should be placed in parallel with the low ESR, ESL bypass ceramic capacitor. This dampens the high $Q$ network and stabilizes the system.

## Output Capacitor

The output capacitor limits the output ripple and provides holdup during large load transitions. A $4.7 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ X5R or X7R ceramic capacitor typically provides sufficient bulk capacitance to stabilize the output during large load transitions and has the ESR and ESL characteristics necessary for low output ripple.

The output voltage droop due to a load transient is dominated by the capacitance of the ceramic output capacitor. During a step increase in load current the ceramic output capacitor alone supplies the load current until the loop responds. As the loop responds, the inductor current increases to match the load current demand. This typically takes two to three switching cycles and can be estimated by:

$$
C_{\text {OUT }}=\frac{3 \cdot \Delta I_{\text {LOAD }}}{V_{\text {DROOP }} \cdot F_{S}}
$$

Once the average inductor current increases to the DC load level, the output voltage recovers. The above equation establishes a limit on the minimum value for the output capacitor with respect to load transients.

The internal voltage loop compensation also limits the minimum output capacitor value to $4.7 \mu \mathrm{~F}$. This is due to its effect on the loop crossover frequency (bandwidth), phase margin, and gain margin. Increased output capacitance will reduce the crossover frequency with greater phase margin.

The maximum output capacitor RMS ripple current is given by:

$$
I_{\text {RMS(MAX) }}=\frac{1}{2 \cdot \sqrt{3}} \cdot \frac{V_{\text {OUT }} \cdot\left(V_{\text {INMAX }}-V_{\text {OUT }}\right)}{L \cdot F \cdot V_{\operatorname{IN}(\text { MAX })}}
$$

Dissipation due to the RMS current in the ceramic output capacitor ESR is typically minimal, resulting in less than a few degrees rise in hot spot temperature.

## Adjustable Output Resistor Selection

For applications requiring an adjustable output voltage, the 0.6 V version can be programmed externally. Resistors R1 through R4 of Figure 2 program the output to regulate at a voltage higher than 0.6 V .

To limit the bias current required for the external feedback resistor string, the minimum suggested value for R2 and R4 is $59 \mathrm{k} \Omega$. Although a larger value will reduce the quiescent current, it will also increase the impedance of the feedback node, making it more sensitive to external noise and interference. Table 2 summarizes the resistor values for various output voltages with R2 and R4 set to either $59 \mathrm{k} \Omega$ for good noise immunity or $221 \mathrm{k} \Omega$ for reduced no load input current.

$$
\mathrm{R} 1=\left(\frac{\mathrm{V}_{\text {OUT }}}{\mathrm{V}_{\text {REF }}}-1\right) \cdot \mathrm{R} 2=\left(\frac{1.5 \mathrm{~V}}{0.6 \mathrm{~V}}-1\right) \cdot 59 \mathrm{k} \Omega=88.5 \mathrm{k} \Omega
$$

The adjustable version of the AAT2512 in combination with an external feedforward capacitor (C4 and C5 of Figure 2) delivers enhanced transient response for extreme pulsed load applications. The addition of the feedforward capacitor typically requires a larger output capacitor (C1 and C2) for stability.

| $\mathrm{V}_{\text {OUT }}(\mathrm{V})$ | $\mathrm{R} 2, \mathrm{R} 4=59 \mathrm{k}$ ת | $\mathrm{R} 2, \mathrm{R} 4=221 \mathrm{k} \Omega$ |
| :---: | :---: | :---: |
|  | R1, R3 (k $\mathbf{)}$ ) | R1, R3 |
| 0.8 | 19.6 | 75K |
| 0.9 | 29.4 | 113K |
| 1.0 | 39.2 | 150K |
| 1.1 | 49.9 | 187K |
| 1.2 | 59.0 | 221K |
| 1.3 | 68.1 | 261K |
| 1.4 | 78.7 | 301K |
| 1.5 | 88.7 | 332K |
| 1.8 | 118 | 442K |
| 1.85 | 124 | 464K |
| 2.0 | 137 | 523K |
| 2.5 | 187 | 715K |
| 3.3 | 267 | 1.00M |

Table 2: Adjustable Resistor Values For Use With 0.6V Version.

## Thermal Calculations

There are three types of losses associated with the AAT2512 converter: switching losses, conduction losses, and quiescent current losses. Conduction losses are associated with the $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ characteristics of the power output switching devices. Switching losses are dominated by the gate charge of the power output switching devices. At full load, assuming continuous conduction mode (CCM), a simplified form of the dual converter losses is given by:

$$
\begin{aligned}
\mathrm{P}_{\text {TOTAL }} & =\frac{\mathrm{I}_{\mathrm{O} 1}{ }^{2} \cdot\left(\mathrm{R}_{\mathrm{DSON}(\mathrm{HS})} \cdot \mathrm{V}_{\mathrm{O} 1}+\mathrm{R}_{\mathrm{DSON}(\mathrm{SS})} \cdot\left[\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{O} 1}\right]\right)}{\mathrm{V}_{\mathbb{I N}}} \\
& +\frac{\mathrm{I}_{\mathrm{O} 2}{ }^{2} \cdot\left(\mathrm{R}_{\mathrm{DSON}(\mathrm{HS})} \cdot \mathrm{V}_{\mathrm{O} 2}+\mathrm{R}_{\mathrm{DSON}(\mathrm{LS})} \cdot\left[\mathrm{V}_{\mathbb{I N}}-\mathrm{V}_{\mathrm{O} 2}\right]\right)}{\mathrm{V}_{\mathbb{I N}}} \\
& +\left(\mathrm{t}_{\mathrm{sw}} \cdot \mathrm{~F} \cdot\left[\mathrm{I}_{\mathrm{O} 1}+\mathrm{I}_{\mathrm{O} 2}\right]+2 \cdot \mathrm{I}_{\mathrm{Q}}\right) \cdot \mathrm{V}_{\mathrm{IN}}
\end{aligned}
$$

$I_{Q}$ is the AAT2512 quiescent current for one channel and $t_{s w}$ is used to estimate the full load switching losses.

For the condition where channel one is in dropout at $100 \%$ duty cycle, the total device dissipation reduces to:

$$
\begin{aligned}
\mathrm{P}_{\text {TOTAL }} & =\mathrm{I}_{\mathrm{O} 1}{ }^{2} \cdot \mathrm{R}_{\text {DSON(HS) }} \\
& +\frac{\mathrm{I}_{02}{ }^{2} \cdot\left(\mathrm{R}_{\mathrm{DSON}(H \mathrm{H})} \cdot \mathrm{V}_{\mathrm{O} 2}+\mathrm{R}_{\mathrm{DSON}(\mathrm{LS})} \cdot\left[\mathrm{V}_{\mathbb{I N}}-\mathrm{V}_{\mathrm{O} 2}\right]\right)}{\mathrm{V}_{\mathbb{I N}}} \\
& +\left(\mathrm{t}_{\mathrm{sw}} \cdot \mathrm{~F} \cdot \mathrm{I}_{\mathrm{O} 2}+2 \cdot \mathrm{I}_{\mathrm{Q}}\right) \cdot \mathrm{V}_{\mathbb{I N}}
\end{aligned}
$$

Since $R_{\text {DS(ON), }}$, quiescent current, and switching losses all vary with input voltage, the total losses should be investigated over the complete input voltage range.

Given the total losses, the maximum junction temperature can be derived from the $\theta_{\mathrm{JA}}$ for the TDFN33-12 package which is $50^{\circ} \mathrm{C} / \mathrm{W}$.

$$
\mathrm{T}_{\mathrm{J}(\mathrm{MAX})}=\mathrm{P}_{\mathrm{TOTAL}} \cdot \Theta_{\mathrm{JA}}+\mathrm{T}_{\mathrm{AMB}}
$$

## PCB Layout

The following guidelines should be used to insure a proper layout.

1. Due to the pin placement of $\mathrm{V}_{\mathrm{IN}}$ for both converters, proper decoupling is not possible with just one input capacitor. The large input capacitor C3 should connect as closely as possible to $V_{P}$ and GND, as shown in Figure 4. The additional input bypass capacitor C8 is necessary for proper high frequency decoupling of the second converter.
2. The output capacitor and inductor should be connected as closely as possible. The connection of the inductor to the LX pin should also be as short as possible.
3. The feedback trace should be separate from any power trace and connect as closely as possible to the load point. Sensing along a high-current load trace will degrade DC load regulation. If external feedback resistors are used, they should be placed as closely as possible to the FB pin. This prevents noise from being coupled into the high impedance feedback node.
4. The resistance of the trace from the load return to GND should be kept to a minimum. This will help to minimize any error in DC regulation due to differences in the potential of the internal signal ground and the power ground.
5. For good thermal coupling, PCB vias are required from the pad for the TDFN paddle to the ground plane. The via diameter should be 0.3 mm to 0.33 mm and positioned on a 1.2 mm grid.

## Design Example

## Specifications

$$
\begin{aligned}
\mathrm{V}_{\mathrm{O} 1} & =2.5 \mathrm{~V} @ 400 \mathrm{~mA} \text { (adjustable using } 0.6 \mathrm{~V} \text { version), pulsed load } \Delta \mathrm{I}_{\text {LOAD }}=300 \mathrm{~mA} \\
\mathrm{~V}_{\mathrm{O} 2} & =1.8 \mathrm{~V} @ 400 \mathrm{~mA} \text { (adjustable using } 0.6 \mathrm{~V} \text { version), pulsed load } \Delta \mathrm{I}_{\text {LOAD }}=300 \mathrm{~mA} \\
\mathrm{~V}_{\mathbb{I}} & =2.7 \mathrm{~V} \text { to } 4.2 \mathrm{~V} \text { ( } 3.6 \mathrm{~V} \text { nominal) } \\
\mathrm{F}_{\mathrm{S}} & =1.4 \mathrm{MHz} \\
\mathrm{~T}_{\text {AMB }} & =85^{\circ} \mathrm{C}
\end{aligned}
$$

## $2.5 \mathrm{~V} \mathrm{~V}_{\mathrm{O} 1}$ Output Inductor

$$
\mathrm{L} 1=3 \frac{\mu \mathrm{sec}}{\mathrm{~A}} \cdot \mathrm{~V}_{01}=3 \frac{\mu \mathrm{sec}}{\mathrm{~A}} \cdot 2.5 \mathrm{~V}=7.5 \mu \mathrm{H} \quad(\text { see Table } 1)
$$

For Sumida inductor CDRH3D16, $10 \mu \mathrm{H}, \mathrm{DCR}=210 \mathrm{~m} \Omega$.

$$
\begin{aligned}
& \Delta I 1=\frac{V_{O}}{\mathrm{L1} \cdot \mathrm{~F}} \cdot\left(1-\frac{\mathrm{V}_{\mathrm{O} 1}}{\mathrm{~V}_{\mathrm{IN}}}\right)=\frac{2.5 \mathrm{~V}}{10 \mu \mathrm{H} \cdot 1.4 \mathrm{MHz}} \cdot\left(1-\frac{2.5 \mathrm{~V}}{4.2 \mathrm{~V}}\right)=72.3 \mathrm{~mA} \\
& \mathrm{I}_{\mathrm{PK} 1}=\mathrm{I}_{\mathrm{O} 1}+\frac{\Delta \mathrm{I} 1}{2}=0.4 \mathrm{~A}+0.036 \mathrm{~A}=0.44 \mathrm{~A} \\
& \mathrm{P}_{\mathrm{L} 1}=\mathrm{I}_{\mathrm{O} 1}{ }^{2} \cdot \mathrm{DCR}=0.4 \mathrm{~A}^{2} \cdot 210 \mathrm{~m} \Omega=34 \mathrm{~mW}
\end{aligned}
$$

## $1.8 \mathrm{~V} \mathrm{~V}_{\mathrm{O} 2}$ Output Inductor

$\mathrm{L} 2=3 \frac{\mu \mathrm{sec}}{\mathrm{A}} \cdot \mathrm{V}_{\mathrm{O} 2}=3 \frac{\mu \mathrm{sec}}{\mathrm{A}} \cdot 1.8 \mathrm{~V}=5.4 \mu \mathrm{H} \quad$ (see Table 1)

For Sumida inductor CDRH3D16, $4.7 \mu \mathrm{H}, \mathrm{DCR}=105 \mathrm{~m} \Omega$.

$$
\begin{aligned}
& \Delta I 2=\frac{\mathrm{V}_{\mathrm{O} 2}}{\mathrm{~L} \cdot \mathrm{~F}} \cdot\left(1-\frac{\mathrm{V}_{\mathrm{O} 2}}{\mathrm{~V}_{\mathrm{IN}}}\right)=\frac{1.8 \mathrm{~V}}{4.7 \mu \mathrm{H} \cdot 1.4 \mathrm{MHz}} \cdot\left(1-\frac{1.8 \mathrm{~V}}{4.2 \mathrm{~V}}\right)=156 \mathrm{~mA} \\
& \mathrm{I}_{\mathrm{PK} 2}=\mathrm{I}_{\mathrm{O} 2}+\frac{\Delta \mathrm{I} 2}{2}=0.4 \mathrm{~A}+0.078 \mathrm{~A}=0.48 \mathrm{~A} \\
& \mathrm{P}_{\mathrm{L} 2}=\mathrm{I}_{\mathrm{O} 2}{ }^{2} \cdot \mathrm{DCR}=0.4 \mathrm{~A}^{2} \cdot 105 \mathrm{~m} \Omega=17 \mathrm{~mW}
\end{aligned}
$$

### 2.5V Output Capacitor

$$
\begin{aligned}
& \mathrm{C}_{\text {OUT }}=\frac{3 \cdot \Delta \mathrm{I}_{\text {LOAD }}}{\mathrm{V}_{\text {DROOP }} \cdot \mathrm{F}_{\mathrm{S}}}=\frac{3 \cdot 0.3 \mathrm{~A}}{0.2 \mathrm{~V} \cdot 1.4 \mathrm{MHz}}=3.2 \mu \mathrm{~F} \\
& \mathrm{I}_{\text {RMS(MAX })}=\frac{1}{2 \cdot \sqrt{3}} \cdot \frac{\left(\mathrm{~V}_{\text {OUT }}\right) \cdot\left(\mathrm{V}_{\text {IN(MAX }}-\mathrm{V}_{\text {OUT }}\right)}{\mathrm{L} \cdot \mathrm{~F} \cdot \mathrm{~V}_{\text {INMAX })}}=\frac{1}{2 \cdot \sqrt{3}} \cdot \frac{2.5 \mathrm{~V} \cdot(4.2 \mathrm{~V}-2.5 \mathrm{~V})}{10 \mu \mathrm{H} \cdot 1.4 \mathrm{MHz} \cdot 4.2 \mathrm{~V}}=21 \mathrm{mArms} \\
& \mathrm{P}_{\text {est }}=\mathrm{esr} \cdot \mathrm{I}_{\text {RMS }}=5 \mathrm{~m} \Omega \cdot(21 \mathrm{~mA})^{2}=2.2 \mu \mathrm{~W}
\end{aligned}
$$

### 1.8V Output Capacitor

$$
\begin{aligned}
& C_{\text {OUT }}=\frac{3 \cdot \Delta I_{\text {LOAD }}}{V_{\text {DROOP }} \cdot F_{S}}=\frac{3 \cdot 0.3 \mathrm{~A}}{0.2 \mathrm{~V} \cdot 1.4 \mathrm{MHz}}=3.2 \mu \mathrm{~F} \\
& \mathrm{I}_{\text {RMS }(\text { MAX })}=\frac{1}{2 \cdot \sqrt{3}} \cdot \frac{\left(\mathrm{~V}_{\text {OUT }}\right) \cdot\left(\mathrm{V}_{\text {IN(MAX) }}-\mathrm{V}_{\text {OUT }}\right)}{\mathrm{L} \cdot \mathrm{~F} \cdot \mathrm{~V}_{\text {INMAX })}}=\frac{1}{2 \cdot \sqrt{3}} \cdot \frac{1.8 \mathrm{~V} \cdot(4.2 \mathrm{~V}-1.8 \mathrm{~V})}{4.7 \mu \mathrm{H} \cdot 1.4 \mathrm{MHz} \cdot 4.2 \mathrm{~V}}=45 \mathrm{mArms} \\
& \mathrm{P}_{\text {est }}=\mathrm{esr} \cdot \mathrm{I}_{\text {RMS }}{ }^{2}=5 \mathrm{~m} \Omega \cdot(45 \mathrm{~mA})^{2}=10 \mu \mathrm{~W}
\end{aligned}
$$

## Input Capacitor

Input Ripple $\mathrm{V}_{\mathrm{PP}}=25 \mathrm{mV}$.

$$
\begin{aligned}
& \mathrm{C}_{\mathrm{IN}}=\frac{1}{\left(\frac{\mathrm{~V}_{\mathrm{PP}}}{\mathrm{I}_{\mathrm{O} 1}+\mathrm{I}_{\mathrm{O} 2}}-\mathrm{ESR}\right) \cdot 4 \cdot \mathrm{~F}_{\mathrm{S}}}=\frac{1}{\left(\frac{25 \mathrm{mV}}{0.8 \mathrm{~A}}-5 \mathrm{~m} \Omega\right) \cdot 4 \cdot 1.4 \mathrm{MHz}}=6.8 \mu \mathrm{~F} \\
& \mathrm{I}_{\text {RMS (MAX) }}=\frac{\mathrm{I}_{\mathrm{O} 1}+\mathrm{I}_{\mathrm{O} 2}}{2}=0.4 \mathrm{Arms} \\
& \mathrm{P}=\mathrm{esr} \cdot \mathrm{I}_{\text {RMS }}{ }^{2}=5 \mathrm{~m} \Omega \cdot(0.4 \mathrm{~A})^{2}=0.8 \mathrm{~mW}
\end{aligned}
$$

## AAT2512 Losses

The maximum dissipation occurs at dropout where $\mathrm{V}_{\mathbb{I N}}=2.7 \mathrm{~V}$. All values assume an ambient temperature of $85^{\circ} \mathrm{C}$ and a junction temperature of $120^{\circ} \mathrm{C}$.

$$
\begin{aligned}
\mathrm{P}_{\mathrm{TOTAL}} & =\frac{\mathrm{I}_{\mathrm{O}_{1}}{ }^{2} \cdot\left(\mathrm{R}_{\mathrm{DSON}(\mathrm{HS})} \cdot \mathrm{V}_{\mathrm{O} 1}+\mathrm{R}_{\mathrm{DSON}(\mathrm{LS})} \cdot\left(\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{O} 1}\right)\right)+\mathrm{I}_{\mathrm{O} 2}{ }^{2} \cdot\left(\mathrm{R}_{\mathrm{DSON}(\mathrm{HS})} \cdot \mathrm{V}_{\mathrm{O} 2}+\mathrm{R}_{\mathrm{DSON}(\mathrm{LS})} \cdot\left(\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{O} 2}\right)\right)}{\mathrm{V}_{\mathrm{IN}}} \\
& +\left(\mathrm{t}_{\mathrm{SW}} \cdot \mathrm{~F} \cdot \mathrm{I}_{\mathrm{O} 2}+2 \cdot \mathrm{I}_{\mathrm{Q}}\right) \cdot \mathrm{V}_{\mathrm{IN}} \\
& =\frac{0.4^{2} \cdot(0.725 \Omega \cdot 2.5 \mathrm{~V}+0.7 \Omega \cdot(2.7 \mathrm{~V}-2.5 \mathrm{~V}))+0.4^{2} \cdot(0.725 \Omega \cdot 1.8 \mathrm{~V}+0.7 \Omega \cdot(2.7 \mathrm{~V}-1.8 \mathrm{~V}))}{2.7 \mathrm{~V}} \\
& +5 \mathrm{~ns} \cdot 1.4 \mathrm{MHz} \cdot 0.4 \mathrm{~A}+60 \mu \mathrm{~A}) \cdot 2.7 \mathrm{~V}=239 \mathrm{~mW} \\
\mathrm{~T}_{\mathrm{J}(\mathrm{MAX})} & =\mathrm{T}_{\text {AMB }}+\Theta_{\mathrm{JA}} \cdot \mathrm{P}_{\text {LOSS }}=85^{\circ} \mathrm{C}+\left(50^{\circ} \mathrm{C} / \mathrm{W}\right) \cdot 239 \mathrm{~mW}=97^{\circ} \mathrm{C}
\end{aligned}
$$



Figure 3: AAT2512 Evaluation Board Schematic.

[^1]| Adjustable Version ( 0.6 V device) | R2, R4 = 59k | R2, R4 = $221 \mathrm{k} \mathbf{\Omega}^{1}$ |  |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OUT }}(\mathrm{V})$ | R1, R3 (k ${ }^{\text {) }}$ | R1, R3 (k $\mathbf{)}_{\text {) }}$ | L1, L2 ( $\mu \mathrm{H}$ ) |
| 0.8 | 19.6 | 75.0 | 2.2 |
| 0.9 | 29.4 | 113 | 2.2 |
| 1.0 | 39.2 | 150 | 2.2 |
| 1.1 | 49.9 | 187 | 2.2 |
| 1.2 | 59.0 | 221 | 2.2 |
| 1.3 | 68.1 | 261 | 2.2 |
| 1.4 | 78.7 | 301 | 4.7 |
| 1.5 | 88.7 | 332 | 4.7 |
| 1.8 | 118 | 442 | 4.7 |
| 1.85 | 124 | 464 | 4.7 |
| 2.0 | 137 | 523 | 6.8 |
| 2.5 | 187 | 715 | 6.8 |
| 3.3 | 267 | 1000 | 6.8 |
| Fixed Version | R2, R4 Not Used |  |  |
| $\mathrm{V}_{\text {OUT }}(\mathrm{V})$ | R1, R3 (k ) $^{\text {) }}$ |  | L1, L2 ( $\mu \mathrm{H}$ ) |
| 0.6-3.3V | 0 |  | 4.7 |

Table 3: Evaluation Board Component Values.


Figure 4: AAT2512 Evaluation Board Top Side.


Figure 5: AAT2512 Evaluation Board Bottom Side.

[^2]| Manufacturer | Part Number | Inductance <br> $(\boldsymbol{\mu H})$ | Max DC <br> Current (A) | DCR <br> $(\boldsymbol{\Omega})$ | Size (mm) <br> $\mathbf{L x W} \mathbf{x H}$ | Type |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Sumida | CDRH3D16-2R2 | 2.2 | 1.20 | 0.072 | $3.8 \times 3.8 \times 1.8$ | Shielded |
| Sumida | CDRH3D16-4R7 | 4.7 | 0.90 | 0.105 | $3.8 \times 3.8 \times 1.8$ | Shielded |
| Sumida | CDRH3D16-6R8 | 6.8 | 0.73 | 0.170 | $3.8 \times 3.8 \times 1.8$ | Shielded |
| MuRata | LQH2MCN4R7M02 | 4.7 | 0.40 | 0.80 | $2.0 \times 1.6 \times 0.95$ | Non-Shielded |
| MuRata | LQH32CN4R7M23 | 4.7 | 0.45 | 0.20 | $2.5 \times 3.2 \times 2.0$ | Non-Shielded |
| Coilcraft | LPO3310-472 | 4.7 | 0.80 | 0.27 | $3.2 \times 3.2 \times 1.0$ | 1 mm |
| Coiltronics | SD3118-4R7 | 4.7 | 0.98 | 0.122 | $3.1 \times 3.1 \times 1.85$ | Shielded |
| Coiltronics | SD3118-6R8 | 6.8 | 0.82 | 0.175 | $3.1 \times 3.1 \times 1.85$ | Shielded |
| Coiltronics | SDRC10-4R7 | 4.7 | 1.30 | 0.122 | $5.7 \times 4.4 \times 1.0$ | 1 mm Shielded |

Table 4: Typical Surface Mount Inductors.

| Manufacturer | Part Number | Value | Voltage | Temp. Co. | Case |
| :--- | :---: | :---: | :---: | :---: | :---: |
| MuRata | GRM219R61A475KE19 | $4.7 \mu \mathrm{~F}$ | 10 V | X5R | 0805 |
| MuRata | GRM21BR60J106KE19 | 10 FF | 6.3 V | X5R | 0805 |
| MuRata | GRM21BR60J226ME39 | 22 uF | 6.3 V | X5R | 0805 |

Table 5: Surface Mount Capacitors.

## Ordering Information

|  | Voltage |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Package | Channel 1 | Channel 2 | Marking $^{1}$ | Part Number (Tape and Reel) ${ }^{2}$ |
| TDFN33-12 | 0.6 V | 0.6 V | QKXYY | AAT2512IWP-AA-T1 |
| TDFN33-12 | 1.8 V | 1.6 V | QYXYY | AAT2512IWP-IH-T1 |



All AnalogicTech products are offered in Pb-free packaging. The term "Pb-free" means semiconductor products that are in compliance with current RoHS standards, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. For more information, please visit our website at http://www.analogictech.com/pbfree.

| Legend |  |
| :---: | :---: |
| Voltage | Code |
| Adjustable <br> $(0.6 \mathrm{~V})$ | A |
| 0.9 | B |
| 1.2 | E |
| 1.5 | G |
| 1.8 | I |
| 1.9 | Y |
| 2.5 | N |
| 2.6 | O |
| 2.7 | P |
| 2.8 | Q |
| 2.85 | R |
| 2.9 | S |
| 3.0 | T |
| 3.3 | W |
| 4.2 | C |

[^3]
## TDFN33-12



Side View


Option A: C0.30 (4x) max Chamfered corner


Option B: Ro. 30 (4x) max
Round corner
Detail "A"

All dimensions in millimeters.
© Advanced Analogic Technologies, Inc.
AnalogicTech cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in an AnalogicTech product. No circuit patent licenses, copyrights, mask work rights, or other intellectual property rights are implied. AnalogicTech reserves the right to make changes to their products or specifications or to discontinue any product or service without notice. Customers are advised to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. AnalogicTech warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with AnalogicTech's standard warranty. Testing and other quality control techniques are utilized to the extent AnalogicTech deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed.

AnalogicTech and the AnalogicTech logo are trademarks of Advanced Analogic Technologies Incorporated. All other brand and product names appearing in this document are registered trademarks or trademarks of their respective holders.

Advanced Analogic Technologies, Inc.<br>830 E. Arques Avenue, Sunnyvale, CA 94085<br>Phone (408) 737-4600<br>Fax (408) 737-4611




[^0]:    1. The AAT2512 is guaranteed to meet performance specifications over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ operating temperature range and is assured
[^1]:    1. For enhanced transient configuration $C 5, C 4=100 \mathrm{pF}$ and $\mathrm{C} 1, \mathrm{C} 2=10 \mu \mathrm{~F}$.
[^2]:    1. For reduced quiescent current, R2 and $\mathrm{R} 4=221 \mathrm{k} \Omega$.
[^3]:    1. $X Y Y=$ assembly and date code.
    2. Sample stock is generally held on part numbers listed in BOLD.
