3-BIT PROGRAMMABLE DELAY LINE (SERIES PDU13F)



FEATURES PACKAGES

- Digitally programmable in 8 delay steps
- · Monotonic delay-versus-address variation
- Two separate outputs: inverting & non-inverting
- Precise and stable delays
- Input & outputs fully TTL interfaced & buffered
- 10 T²L fan-out capability
- Fits standard 14-pin DIP socket
- Auto-insertable

IN		1	714	VCC	IN	d	1	7 ₁₆	VCC
N/C		2	13	N/C	N/C	\Box	2	15	N/C
N/C		3	12	N/C	N/C	d	3	14	N/C
OUT		4	11	N/C	N/C	\Box	4	13	N/C
OUT/		5	10	A0	OUT	\Box	5	12	A0
EN/		6	9	A1	OUT/		6	11	A1
GND		7	8	A2	EN/	\Box	7	10	A2
PDU13	3F-:	xx	DIP		GND		8	9	N/C
PDU13 PDU13 PDU13	3F-	xxB2	J-Lea	-	-			xMC3 II-Win	

FUNCTIONAL DESCRIPTION

The PDU13F-series device is a 3-bit digitally programmable delay line. The delay, TD_A , from the input pin (IN) to the output pins (OUT, OUT/) depends on the address code (A2-A0) according to the following formula:

$$TD_A = TD_0 + T_{INC} * A$$

where A is the address code, T_{INC} is the incremental delay of the device, and TD_0 is the inherent delay of the device. The incremental delay is specified by the dash number of the device and can range from 0.5ns through 50ns, inclusively. The enable pin (EN/) is held LOW during

PIN DESCRIPTIONS

IN Delay Line Input
OUT Non-inverted Output
OUT/ Inverted Output
A2 Address Bit 2
A1 Address Bit 1
A0 Address Bit 0
EN/ Output Enable

VCC +5 Volts GND Ground

normal operation. When this signal is brought HIGH, OUT and OUT/ are forced into LOW and HIGH states, respectively. The address is not latched and must remain asserted during normal operation.

SERIES SPECIFICATIONS

Total programmed delay tolerance: 5% or 1ns, whichever is greater

Inherent delay (TD₀): 6ns typical (OUT)
 5.5ns typical (OUT/)

Setup time and propagation delay:

Address to input setup (T_{AIS}): 6ns

Disable to output delay (T_{DISO}): 6ns typ. (OUT)

• Operating temperature: 0° to 70° C

Temperature coefficient: 100PPM/°C (excludes TD₀)

Supply voltage V_{cc}: 5VDC ± 5%
 Supply current: I_{CCH} = 45ma
 I_{CCI} = 20ma

Minimum pulse width: 20% of total delay

DASH NUMBER SPECIFICATIONS

Part Number	Incremental Delay Per Step (ns)	Total Delay Change (ns)		
PDU13F5	.5 ± .3	3.5 ± 1.0		
PDU13F-1	1 ± .4	7 ± 1.0		
PDU13F-2	2 ± .4	14 ± 1.0		
PDU13F-3	3 ± .5	21 ± 1.1		
PDU13F-5	5 ± .6	35 ± 1.8		
PDU13F-10	10 ± 1.0	70 ± 3.5		
PDU13F-15	15 ± 1.3	105 ± 5.3		
PDU13F-20	20 ± 1.5	140 ± 7.0		
PDU13F-40	40 ± 2.0	280 ± 14.0		
PDU13F-50	50 ± 2.5	350 ± 17.5		

NOTE: Any dash number between .5 and 50 not shown is also available.

©2004 Data Delay Devices

APPLICATION NOTES

ADDRESS UPDATE

The PDU13F is a memory device. As such, special precautions must be taken when changing the delay address in order to prevent spurious output signals. The timing restrictions are shown in Figure 1.

After the last signal edge to be delayed has appeared on the OUT pin, a minimum time, T_{OAX} , is required before the address lines can change. This time is given by the following relation:

$$T_{OAX} = max \{ (A_i - A_{i-1}) * T_{INC}, 0 \}$$

where A_{i-1} and A_i are the old and new address codes, respectively. Violation of this constraint may, depending on the history of the input signal, cause spurious signals to appear on the OUT pin. The possibility of spurious signals persists until the required T_{OAX} has elapsed.

A similar situation occurs when using the EN/ signal to disable the output while IN is active. In this case, the unit must be held in the disabled state until the device is able to "clear" itself. This is achieved by holding the EN/ signal high and the IN signal low for a time given by:

$$T_{DISH} = A_i * T_{INC}$$

Violation of this constraint may, depending on the history of the input signal, cause spurious signals to appear on the OUT pin. The possibility of

spurious signals persists until the required T_{DISH} has elapsed.

INPUT RESTRICTIONS

There are three types of restrictions on input pulse width and period listed in the AC Characteristics table. The recommended conditions are those for which the delay tolerance specifications and monotonicity are guaranteed. The suggested conditions are those for which signals will propagate through the unit without significant distortion. The absolute conditions are those for which the unit will produce some type of output for a given input.

When operating the unit between the recommended and absolute conditions, the delays may deviate from their values at low frequency. However, these deviations will remain constant from pulse to pulse if the input pulse width and period remain fixed. In other words, the delay of the unit exhibits frequency and pulse width dependence when operated beyond the recommended conditions. Please consult the technical staff at Data Delay Devices if your application has specific high-frequency requirements.

Please note that the increment tolerances listed represent a design goal. Although most delay increments will fall within tolerance, they are not guaranteed throughout the address range of the unit. Monotonicity is, however, guaranteed over all addresses.




Figure 1: Timing Diagram

DEVICE SPECIFICATIONS

TABLE 1: AC CHARACTERISTICS

PARAM	ETER	SYMBOL	MIN	TYP	UNITS
Total Programmable	TD_T		7	T _{INC}	
Inherent Delay		TD_0		6.0	ns
Output Skew		T _{SKEW}		1.5	ns
Disable to Output Lo	ow Delay	T_{DISO}		6.0	ns
Address to Enable S	T _{AENS}	2.0		ns	
Address to Input Se	T _{AIS}	6.0		ns	
Enable to Input Setu	T _{ENIS}	6.0		ns	
Output to Address C	T _{OAX}	See Text			
Disable Hold Time	T _{DISH}	See Text			
	Absolute	PERIN	20		% of TD_T
Input Period	Suggested	PER _{IN}	50		% of TD _T
	Recommended	PER _{IN}	200		% of TD _T
	Absolute	PW _{IN}	10		% of TD _T
Input Pulse Width	Suggested	PW _{IN}	25		% of TD _T
	Recommended	PW _{IN}	100		% of TD _T

TABLE 2: ABSOLUTE MAXIMUM RATINGS


PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
DC Supply Voltage	V_{CC}	-0.3	7.0	V	
Input Pin Voltage	V_{IN}	-0.3	V _{DD} +0.3	V	
Storage Temperature	T_{STRG}	-55	150	С	
Lead Temperature	T_{LEAD}		300	С	10 sec

TABLE 3: DC ELECTRICAL CHARACTERISTICS


(0C to 70C, 4.75V to 5.25V)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
High Level Output Voltage	V _{OH}	2.5	3.4		V	$V_{CC} = MIN, I_{OH} = MAX$
						$V_{IH} = MIN, V_{IL} = MAX$
Low Level Output Voltage	V_{OL}		0.35	0.5	V	$V_{CC} = MIN, I_{OL} = MAX$
						$V_{IH} = MIN, V_{IL} = MAX$
High Level Output Current	I _{OH}			-1.0	mA	
Low Level Output Current	I _{OL}			20.0	mΑ	
High Level Input Voltage	V_{IH}	2.0			V	
Low Level Input Voltage	V_{IL}			0.8	V	
Input Clamp Voltage	V_{IK}			-1.2	V	$V_{CC} = MIN, I_I = I_{IK}$
Input Current at Maximum	I _{IHH}			0.1	mA	$V_{CC} = MAX, V_I = 7.0V$
Input Voltage						
High Level Input Current	I _{IH}			20	μΑ	$V_{CC} = MAX, V_I = 2.7V$
Low Level Input Current	I _{IL}			-0.6	mA	$V_{CC} = MAX, V_I = 0.5V$
Short-circuit Output Current	I _{os}	-60		-150	mA	$V_{CC} = MAX$
Output High Fan-out	_			25	Unit	
Output Low Fan-out				12.5	Load	


PACKAGE DIMENSIONS




Commercial DIP (PDU13F-xx)




Commercial Gull-Wing (PDU13F-xxA2)



Commercial J-Lead (PDU13F-xxB2)



Military DIP (PDU13F-xxM)



Military Gull-Wing (PDU13F-xxMC3)

DELAY LINE AUTOMATED TESTING

TEST CONDITIONS

INPUT: OUTPUT:

Ambient Temperature: $25^{\circ}\text{C} \pm 3^{\circ}\text{C}$ **Load**: 1 FAST-TTL Gate

Supply Voltage (Vcc): $5.0V \pm 0.1V$ **C**_{load}: $5pf \pm 10\%$

Input Pulse: High = $3.0V \pm 0.1V$ Threshold: 1.5V (Rising & Falling)

Low = $0.0V \pm 0.1V$


Source Impedance: 50Ω Max.

Rise/Fall Time: 3.0 ns Max. (measured


between 0.6V and 2.4V)

Pulse Width: $PW_{IN} = 1.5 \times Total Delay$ Period: $PER_{IN} = 4.5 \times Total Delay$

NOTE: The above conditions are for test only and do not in any way restrict the operation of the device.



Test Setup



Timing Diagram For Testing