




Open Drain Microprocessor Reset

PRELIMINARY DATA

Features Summary

- GUARANTEED \overline{RST} ASSERTION DOWN TO $V_{CC} = 1.0V$ ($-40^{\circ}C$ to $85^{\circ}C$)
- OPEN-DRAIN \overline{RST} OUTPUT CAN EXCEED V_{CC}
- $\pm 1.8\%$ RESET THRESHOLD ACCURACY ($25^{\circ}C$)
- POWER SUPPLY TRANSIENT IMMUNITY
- LOW SUPPLY CURRENT - $5\mu A$ (typ)
- OPERATING TEMPERATURE: $-40^{\circ}C$ TO $125^{\circ}C$
- AVAILABLE IN SOT143-4 PACKAGE



SOT143-4 (W1)

Contents

| | | |
|----------|---|-----------|
| 1 | Summary Description | 5 |
| 2 | Operation | 7 |
| | 2.1 Reset Output | 7 |
| | 2.2 Manual Reset Input | 7 |
| | 2.3 Negative-Going V_{CC} Transients | 7 |
| | 2.4 Valid \overline{RST} Output Down to $V_{CC} = 0V$ | 8 |
| 3 | Typical Operating Characteristics | 9 |
| 4 | Maximum Rating | 13 |
| 5 | DC and AC Parameters | 14 |
| 6 | Package Mechanical | 17 |
| 7 | Part Numbering | 19 |
| 8 | Revision History | 21 |

List of Figures

| | | |
|------------|--|----|
| Figure 1. | Logic Diagram | 5 |
| Figure 2. | SOT143-4 Connections (Top View) | 5 |
| Figure 3. | Block Diagram | 6 |
| Figure 4. | Hardware Hookup | 6 |
| Figure 5. | Reset Timing Diagram | 8 |
| Figure 6. | Manual Reset Timing Diagram, Switch Bounce/Debounce | 8 |
| Figure 7. | Supply Current vs. Supply Voltage | 9 |
| Figure 8. | Supply Current vs. Temperature (No load) | 9 |
| Figure 9. | \overline{RST} Output Voltage vs. Output Current | 10 |
| Figure 10. | V_{CC} -to-Reset Delay vs. Temperature | 10 |
| Figure 11. | Normalized Reset Time-out Period vs. Temperature | 11 |
| Figure 12. | Normalized Reset Threshold vs. Temperature | 11 |
| Figure 13. | Max. Transient Duration NOT Causing Reset Pulse vs. Reset Threshold Overdrive. | 12 |
| Figure 14. | AC Testing Input/Output Waveforms | 14 |
| Figure 15. | SOT143-4 – 4-lead Small Outline Transistor Package Outline. | 18 |

List of Tables

| | | |
|----------|--|----|
| Table 1. | Signal Names | 5 |
| Table 2. | Absolute Maximum Ratings | 13 |
| Table 3. | Operating and AC Measurement Conditions | 14 |
| Table 4. | DC and AC Characteristics | 15 |
| Table 5. | SOT143-4 – 4-lead Small Outline Transistor Package Mechanical Data | 18 |
| Table 6. | Ordering Information Scheme | 19 |
| Table 7. | Marking Description | 20 |
| Table 8. | Document Revision History | 21 |

1 Summary Description

The STM6315 Microprocessor Reset Circuit is a low power supervisory device used to monitor power supplies. It performs a single function: asserting a reset signal whenever the V_{CC} supply voltage drops below a preset value and keeping it asserted until V_{CC} has risen above the preset threshold for a minimum period of time (t_{rec}). It also provides a manual reset input (\overline{MR}). The open drain \overline{RST} output can be pulled up to a voltage higher than V_{CC} , but less than 6V.

The STM6315 comes with standard factory-trimmed reset thresholds of 2.63V, 2.93V, 3.08V, 4.38V, and 4.63V. The STM6315 is available in the SOT143-4 package.

Figure 1. Logic Diagram




Table 1. Signal Names

| Symbol | Description |
|------------------|------------------------------------|
| V_{CC} | Supply Voltage |
| \overline{MR} | Manual Reset Input |
| \overline{RST} | Active-low Open Drain Reset Output |
| V_{SS} | Ground |

Figure 2. SOT143-4 Connections (Top View)




Figure 3. Block Diagram





Figure 4. Hardware Hookup



1. Open drain RST output requires external pull-up resistor.

2 Operation

2.1 Reset Output

The STM6315 Microprocessor Reset Circuit has an active-low, open drain reset output. This output structure will sink current when \overline{RST} is asserted. Connect a pull-up resistor from \overline{RST} to any supply voltage up to 6V (see [Figure 4 on page 6](#)). Select a resistor value large enough to register a logic low, and small enough to register a logic high while supplying all input current and leakage paths connected to the reset output line. A 10k pull-up is sufficient in most applications.

The STM6315 asserts a reset signal to the MCU whenever V_{CC} goes below the reset threshold (V_{RST}), or when the manual reset input (\overline{MR}) is taken low (see [Figure 5](#) and [Figure 6 on page 8](#)). \overline{RST} is guaranteed valid down to $V_{CC} = 1.0V$ ($-40^{\circ}C$ to $+85^{\circ}C$).

During power-up, (once V_{CC} exceeds the reset threshold) an internal timer keeps \overline{RST} low for the reset time-out period, t_{rec} . After this interval, \overline{RST} returns high.

If V_{CC} drops below the reset threshold, \overline{RST} goes low. Each time \overline{RST} is asserted, it stays low for at least the reset time-out period. Any time V_{CC} goes below the reset threshold, the internal timer clears. The reset timer starts when V_{CC} returns above the reset threshold.

2.2 Manual Reset Input

A logic low on \overline{MR} asserts \overline{RST} . \overline{RST} remains asserted while \overline{MR} is low, and for t_{rec} after it returns high. The \overline{MR} input has an internal pull-up resistor 63k Ω (typ), allowing it to be left open if not used.

This input can be driven with TTL/CMOS-logic levels or with open drain/collector outputs. Connect a standard open push-button switch from \overline{MR} to V_{SS} to create a manual reset function (see [Figure 4 on page 6](#)); external debounce circuitry is not required. If the device is used in a noisy environment, connect a 0.1 μF capacitor from \overline{MR} to V_{SS} to provide additional noise immunity.

2.3 Negative-Going V_{CC} Transients

The STM6315 is relatively immune to negative-going V_{CC} transients (glitches). [Figure 13 on page 12](#) shows typical transient duration versus reset comparator overdrive (for which the STM6315 will NOT generate a reset pulse). The graph was generated using a negative pulse applied to V_{CC} , starting at 0.5V above the actual reset threshold and ending below it by the magnitude indicated (Reset Threshold Overdrive). The graph indicates the maximum pulse width a negative V_{CC} transient can have without causing a reset pulse. As the magnitude of the transient increases (further below the threshold), the maximum allowable pulse width decreases. Any combination of duration and overdrive which lies under the curve will NOT generate a reset signal (see [Figure 13](#)). A 0.1 μF bypass capacitor mounted as close as possible to the V_{CC} pin provides additional transient immunity.

2.4 Valid $\overline{\text{RST}}$ Output Down to $V_{\text{CC}} = 0\text{V}$

When V_{CC} falls below 1V, the $\overline{\text{RST}}$ output no longer sinks current, but becomes an open circuit. In most systems this is not a problem, as most MCUs do not operate below 1V. However, in applications where $\overline{\text{RST}}$ output must be valid down to 0V, a pull-down resistor may be added to hold the $\overline{\text{RST}}$ output low. This resistor must be large enough to not load the $\overline{\text{RST}}$ output, and still be small enough to pull the output to Ground. A 100K Ω resistor is recommended.

Figure 5. Reset Timing Diagram





Figure 6. Manual Reset Timing Diagram, Switch Bounce/Debounce



3 Typical Operating Characteristics

Note: Typical values are at $T_A = 25^\circ\text{C}$.

Figure 7. Supply Current vs. Supply Voltage




Figure 8. Supply Current vs. Temperature (No load)




Figure 9. $\overline{\text{RST}}$ Output Voltage vs. Output Current




Figure 10. V_{CC} -to-Reset Delay vs. Temperature




Figure 11. Normalized Reset Time-out Period vs. Temperature




Figure 12. Normalized Reset Threshold vs. Temperature





Figure 13. Max. Transient Duration NOT Causing Reset Pulse vs. Reset Threshold Overdrive

Note: Reset occurs above the curve.

4 Maximum Rating

Stressing the device above the rating listed in the “Absolute Maximum Ratings” table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 2. Absolute Maximum Ratings

| Symbol | Parameter | Value | Unit |
|-----------------|--|------------------------|------|
| | Operating Temperature Range | −40 to 125 | °C |
| T_{STG} | Storage Temperature (V_{CC} Off) | −55 to 150 | °C |
| $T_{SLD}^{(1)}$ | Lead Solder Temperature for 10 seconds | 260 | °C |
| V_{IO} | Input or Output Voltage | −0.3 to $V_{CC} + 0.3$ | V |
| V_{CC} | Supply Voltage | −0.3 to 7.0 | V |
| I_O | Output Current | 20 | mA |
| P_D | Power Dissipation | 320 | mW |

1. Reflow at peak temperature of 260°C (total thermal budget not to exceed 245°C for greater than 30 seconds).

5 DC and AC Parameters

This section summarizes the operating measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristics Tables that follow are derived from tests performed under the Measurement Conditions summarized in [Table 3](#), Operating and AC Measurement Conditions. Designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters.

Table 3. Operating and AC Measurement Conditions

| Parameter | STM6315 | Unit |
|---|---------------------------|------|
| V _{CC} Supply Voltage | 1.0 to 5.5 | V |
| Ambient Operating Temperature (T _A) | -40 to +125 | °C |
| Input Rise and Fall Times | ~5 | ns |
| Input Pulse Voltages | 0.2 to 0.8V _{CC} | V |
| Input and Output Timing Reference Voltages | 0.3 to 0.7V _{CC} | V |

Figure 14. AC Testing Input/Output Waveforms




Table 4. DC and AC Characteristics

| Sym | Alternative | Description | Test Condition ⁽¹⁾ | Min | Typ | Max | Unit | |
|-------------------------|--------------------------------|---|---|--------------------------------|----------------------|--------------------------|--------|----|
| V _{CC} | | Operating Voltage | T _A = -40 to +85°C | 1.0 | | 5.5 | V | |
| I _{CC} | | V _{CC} Supply Current | V _{CC} = 5.5V, No load T _A = -40 to +85°C | | 5 | 12 | μA | |
| | | | V _{CC} = 5.5V, No load T _A = -40 to +125°C | | | 15 | μA | |
| | | | V _{CC} = 3.6V, No load T _A = -40 to +85°C | | 4 | 10 | μA | |
| | | | V _{CC} = 3.6V, No load T _A = -40 to +125°C | | | 12 | μA | |
| V _{OL} | | $\overline{\text{RST}}$ Output Voltage | V _{CC} > 4.25V, I _{SINK} = 3.2mA | | | 0.4 | V | |
| | | | V _{CC} > 2.5V, I _{SINK} = 1.2mA | | | 0.3 | V | |
| | | | V _{CC} > 1.0V, I _{SINK} = 80μA | | | 0.3 | V | |
| | | $\overline{\text{RST}}$ Output Open Drain Leakage Current | V _{CC} > V _{RST} , $\overline{\text{RST}}$ not asserted | | | 1 | μA | |
| Reset Thresholds | | | | | | | | |
| V _{RST} | | Reset Threshold | V _{CC} falling; T _A = 25°C | V _{RST} × 0.982 | 2.63 | V _{RST} × 1.018 | V | |
| | | | V _{CC} falling; T _A = -40° to 85°C | V _{RST} × 0.975 | 2.93 3.08 4.38 | V _{RST} × 1.025 | V | |
| | | | V _{CC} falling; T _A = -40° to 125°C | V _{RST} × 0.965 | 4.63 | V _{RST} × 1.035 | V | |
| t _{RD} | | V _{CC} -to- $\overline{\text{RST}}$ Delay | V _{CC} falling from (V _{RST} + 100mV) to (V _{RST} - 200mV) @ 10mV/μs | | 35 | | μs | |
| t _{rec} | | $\overline{\text{RST}}$ Pulse Width | STM6315xAxxxx | T _A = -40 to +85°C | 1 | 1.5 | 2 | ms |
| | | | | T _A = -40 to +125°C | 0.8 | | 2.4 | ms |
| | | | STM6315xBxxxx | T _A = -40 to +85°C | 20 | 30 | 40 | ms |
| | | | | T _A = -40 to +125°C | 16 | | 48 | ms |
| | | | STM6315xDxxxx | T _A = -40 to +85°C | 140 | 210 | 280 | ms |
| | | | | T _A = -40 to +125°C | 112 | | 336 | ms |
| STM6315xGxxxx | T _A = -40 to +85°C | 1120 | 1680 | 2240 | ms | | | |
| | T _A = -40 to +125°C | 896 | | 2688 | ms | | | |
| | | Reset Threshold Temperature Coefficient | | | 60 | | ppm/°C | |


| Sym | Alternative | Description | Test Condition ⁽¹⁾ | Min | Typ | Max | Unit |
|---------------------------|-------------|---|-------------------------------|-------------|-----|-------------|------------|
| Manual Reset Input | | | | | | | |
| V_{IL} | | \overline{MR} Low Input Threshold | $V_{RST} > 4.0V$ | 0.8 | | | V |
| | | | $V_{RST} < 4.0V$ | $0.3V_{CC}$ | | | V |
| V_{IH} | | \overline{MR} Low Input Threshold | $V_{RST} > 4.0V$ | | | 2.4 | V |
| | | | $V_{RST} < 4.0V$ | | | $0.7V_{CC}$ | V |
| | | \overline{MR} Input Pulse Width | | 1 | | | μs |
| | | \overline{MR} Glitch Rejection | | | 100 | | ns |
| | | \overline{MR} -to- \overline{RST} Delay | | | 500 | | ns |
| | | \overline{MR} Pull-up Resistance | | 32 | 63 | 100 | k Ω |

1. Valid for Ambient Operating Temperature: $T_A = -40$ to $125^\circ C$; $V_{CC} = 2.5V$ to $5.5V$ (except where noted).

6 Package Mechanical

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.

Figure 15. SOT143-4 – 4-lead Small Outline Transistor Package Outline



Drawing is not to scale.

Table 5. SOT143-4 – 4-lead Small Outline Transistor Package Mechanical Data

| Symbol | mm | | | inches | | | |
|--------|------|------|------|--------|-------|-------|--|
| | Typ | Min | Max | Typ | Min | Max | |
| A | – | 0.89 | 1.12 | – | 0.035 | 0.044 | |
| A1 | – | 0.01 | 0.10 | – | 0.001 | 0.004 | |
| A2 | – | 0.88 | 1.02 | – | 0.035 | 0.042 | |
| b | – | 0.37 | 0.51 | – | 0.015 | 0.020 | |
| b2 | – | 0.76 | 0.94 | – | 0.030 | 0.037 | |
| C | – | 0.09 | 0.18 | – | 0.004 | 0.007 | |
| D | – | 2.80 | 3.04 | – | 0.110 | 0.120 | |
| E | – | 2.10 | 2.64 | – | 0.083 | 0.104 | |
| E1 | – | 1.20 | 1.40 | – | 0.047 | 0.055 | |
| e | 1.92 | – | – | 0.076 | – | – | |
| e1 | 0.20 | – | – | 0.008 | – | – | |
| L | 0.55 | – | – | 0.022 | – | – | |
| L1 | – | 0.40 | 0.60 | – | 0.016 | 0.024 | |
| θ | | 0° | 10° | | 0° | 10° | |
| N | | 4 | | | 4 | | |

7 Part Numbering

Table 6. Ordering Information Scheme

| | | | | | | |
|----------------------------------|---------|---|---|----|---|---|
| Example: | STM6315 | T | B | W1 | 3 | F |
| Device Type | | | | | | |
| STM6315 | | | | | | |
| Reset Threshold Voltage | | | | | | |
| L = $V_{RST} = 4.63V$ | | | | | | |
| M = $V_{RST} = 4.38V$ | | | | | | |
| T = $V_{RST} = 3.08V$ | | | | | | |
| S = $V_{RST} = 2.93V$ | | | | | | |
| R = $V_{RST} = 2.63V$ | | | | | | |
| RST Pulse Width | | | | | | |
| A = $t_{rec} = 1.5ms$ | | | | | | |
| B = $t_{rec} = 30ms$ | | | | | | |
| D = $t_{rec} = 210ms$ | | | | | | |
| G = $t_{rec} = 1680ms$ | | | | | | |
| Package | | | | | | |
| W1 = SOT143-4 | | | | | | |
| Temperature Range | | | | | | |
| 3 = -40 to 125°C | | | | | | |
| Shipping Method | | | | | | |
| F = ECOPACK Package, Tape & Reel | | | | | | |

Note: For other options, or for more information on any aspect of this device, please contact the ST Sales Office nearest you.

Table 7. Marking Description

| Part Number | Reset Threshold | $\overline{\text{RST}}$ Pulse Width | Output | Topside Marking |
|-------------|-----------------|-------------------------------------|------------------------------------|-----------------|
| STM6315LA | 4.63 | 1.5 | Open-drain $\overline{\text{RST}}$ | 9LAX |
| STM6315MA | 4.38 | 1.5 | Open-drain $\overline{\text{RST}}$ | 9MAX |
| STM6315TA | 3.08 | 1.5 | Open-drain $\overline{\text{RST}}$ | 9TAX |
| STM6315SA | 2.93 | 1.5 | Open-drain $\overline{\text{RST}}$ | 9SAX |
| STM6315RA | 2.63 | 1.5 | Open-drain $\overline{\text{RST}}$ | 9RAX |
| STM6315LB | 4.63 | 30 | Open-drain $\overline{\text{RST}}$ | 9LBX |
| STM6315MB | 4.38 | 30 | Open-drain $\overline{\text{RST}}$ | 9MBX |
| STM6315TB | 3.08 | 30 | Open-drain $\overline{\text{RST}}$ | 9TBX |
| STM6315SB | 2.93 | 30 | Open-drain $\overline{\text{RST}}$ | 9SBX |
| STM6315RB | 2.63 | 30 | Open-drain $\overline{\text{RST}}$ | 9RBX |
| STM6315LD | 4.63 | 210 | Open-drain $\overline{\text{RST}}$ | 9LDX |
| STM6315MD | 4.38 | 210 | Open-drain $\overline{\text{RST}}$ | 9MDX |
| STM6315TD | 3.08 | 210 | Open-drain $\overline{\text{RST}}$ | 9TDX |
| STM6315SD | 2.93 | 210 | Open-drain $\overline{\text{RST}}$ | 9SDX |
| STM6315RD | 2.63 | 210 | Open-drain $\overline{\text{RST}}$ | 9RDx |
| STM6315LG | 4.63 | 1680 | Open-drain $\overline{\text{RST}}$ | 9LGx |
| STM6315MG | 4.38 | 1680 | Open-drain $\overline{\text{RST}}$ | 9MGx |
| STM6315TG | 3.08 | 1680 | Open-drain $\overline{\text{RST}}$ | 9TGx |
| STM6315SG | 2.93 | 1680 | Open-drain $\overline{\text{RST}}$ | 9SGx |
| STM6315RG | 2.63 | 1680 | Open-drain $\overline{\text{RST}}$ | 9RGx |

8 Revision History

Table 8. Document Revision History

| Date | Revision | Description |
|------------------|----------|---------------|
| 14-November-2005 | 1.0 | First edition |

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.
All other names are the property of their respective owners

© 2005 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -
Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com