

TLE 6258-2

LIN Transceiver

Automotive Power



Never stop thinking.

Edition 2005-01-13

**Published by Infineon Technologies AG,
St.-Martin-Strasse 53,
81669 München, Germany**

**© Infineon Technologies AG 2004.
All Rights Reserved.**

Attention please!

The information herein is given to describe certain components and shall not be considered as a guarantee of characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).


Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

Features

- Single-wire transceiver, suitable for **LIN** protocol
- Compatible to LIN specification 1.2, 1.3 and 2.0
- Compatible to ISO 9141 functions
- Transmission rate up to 20 kBaud
- Very low current consumption in stand-by mode
- Wake-up from Bus
- Short circuit proof to ground and battery
- Overtemperature protection



Description

The single wire transceiver TLE 6258-2 is a monolithic integrated circuit in a P-DSO-8-3 package. It works as an interface between the protocol controller and the physical bus. The TLE 6258-2 is especially suitable to drive the bus line in LIN systems in automotive and industrial applications. Further it can be used in standard ISO9141 systems.

In order to reduce the current consumption the TLE 6258-2 offers a stand-by mode. A wake-up caused by a message on the bus sets the RxD output low until the device is switched to normal operation mode.

The IC is based on the Smart Power Technology SPT[®] which allows bipolar and CMOS control circuitry in accordance with DMOS power devices existing on the same monolithic circuit.

The TLE 6258-2 is designed to withstand the severe conditions of automotive applications.

Type	Ordering Code	Package
TLE 6258-2 G	Q67006-A9695	P-DSO-8-3




Figure 1 Pin Configuration (top view)

Table 1 Pin Definitions and Functions

Pin No.	Symbol	Function
1	RxD	Receive data output ; integrated pull-up, LOW in dominant state
2	ENN	Enable not input ; integrated 30 k Ω pull-up, transceiver in normal operation mode when LOW
3	V_{CC}	5 V supply input
4	TxD	Transmit data input ; integrated pull-up, LOW in dominant state
5	GND	Ground
6	Bus	Bus output/input ; internal 30 k Ω pull-up, LOW in dominant state
7	V_S	Battery supply input
8	n.c.	Not connected




Figure 2 Functional Block Diagram

Application Information




Figure 3 State Diagram

For fail safe reasons the TLE 6258-2 has already a pull-up resistor of 30 kΩ implemented. To achieve the required timings for the dominant to recessive transition of the bus signal an additional external termination resistor of 1 kΩ is required. It is recommended to place this resistor in the master node. To avoid reverse currents from the bus line into the battery supply line in case of an unpowered node, it is recommended to place a diode in series to the external pull-up. For small systems (low bus capacitance) the EMC performance of the system is supported by an additional capacitor of at least 1 nF in the master node (see [Figure 6](#)).

In order to reduce the current consumption the TLE 6258-2 offers a stand-by mode. This mode is selected by switching the Enable Not (ENN) input high (see [Figure 3](#)). In the stand-by mode a wake-up caused by a message on the bus is indicated by setting the RxD output low. When entering the normal mode this wake-up flag is reset and the RxD output is released to transmit the bus data.

Table 2 Absolute Maximum Ratings

Parameter	Symbol	Limit Values		Unit	Remarks
		Min.	Max.		
Voltages					
Supply voltage	V_{CC}	-0.3	6	V	–
Battery supply voltage	V_S	-0.3	40	V	–
Bus input voltage	V_{bus}	-20	32	V	–
Bus input voltage	V_{bus}	-20	40	V	$t < 1 \text{ s}$
Logic voltages at EN, TxD, RxD	V_I	-0.3	$V_{CC} + 0.3$	V	$0 \text{ V} < V_{CC} < 5.5 \text{ V}$
Electrostatic discharge voltage at V_S , Bus	V_{ESD}	-4	4	kV	human body model (100 pF via 1.5 k Ω)
Electrostatic discharge voltage	V_{ESD}	-2	2	kV	human body model (100 pF via 1.5 k Ω)
Temperatures					
Junction temperature	T_j	-40	150	$^{\circ}\text{C}$	–

Note: Maximum ratings are absolute ratings; exceeding any one of these values may cause irreversible damage to the integrated circuit

Table 3 Operating Range

Parameter	Symbol	Limit Values		Unit	Remarks
		Min.	Max.		
Supply voltage	V_{CC}	4.5	5.5	V	–
Battery Supply Voltage	V_S	6	35	V	–
Junction temperature	T_j	-40	150	$^{\circ}\text{C}$	–
Thermal Shutdown (junction temperature)					
Thermal shutdown temp.	T_{jSD}	150	170	190	$^{\circ}\text{C}$
Thermal shutdown hyst.	ΔT	–	10	–	K
Thermal Resistances					
Junction ambient	R_{thj-a}	–	185	K/W	–

Table 4 Electrical Characteristics

4.5 V < V_{CC} < 5.5 V; 6.0 V < V_S < 27 V; $R_L = 500 \Omega$; $V_{ENN} < V_{ENN,ON}$; $-40 \text{ }^\circ\text{C} < T_j < 125 \text{ }^\circ\text{C}$; all voltages with respect to ground; positive current flowing into pin; unless otherwise specified.

Parameter	Symbol	Limit Values			Unit	Remark
		Min.	Typ.	Max.		
Current Consumption						
Current consumption	I_{CC}	–	0.4	0.7	mA	recessive state; $V_{TxD} = V_{CC}$
Current consumption	I_S	–	0.5	1.0	mA	recessive state; $V_{TxD} = V_{CC}$
Current consumption	I_{CC}	–	0.4	0.8	mA	dominant state; $V_{TxD} = 0 \text{ V}$; without R_L
Current consumption	I_S	–	1.3	2.0	mA	dominant state; $V_{TxD} = 0 \text{ V}$; without R_L
Current consumption	I_{CC}		0.4	0.7	mA	power-up mode
Current consumption	I_S	–	0.5	1.0	mA	power-up mode, $V_{CC} = 0 \text{ V}$, $V_S = 13.5 \text{ V}$
Current consumption	I_{CC}	1	3	10	μA	stand-by mode
Current consumption	I_S	–	18	40	μA	stand-by mode

Table 4 Electrical Characteristics (cont'd)

4.5 V < V_{CC} < 5.5 V; 6.0 V < V_S < 27 V; $R_L = 500 \Omega$; $V_{ENN} < V_{ENN,ON}$; -40 °C < T_j < 125 °C; all voltages with respect to ground; positive current flowing into pin; unless otherwise specified.

Parameter	Symbol	Limit Values			Unit	Remark
		Min.	Typ.	Max.		
Enable Not Input (pin ENN)						
HIGH level input voltage threshold	$V_{ENN,off}$	–	2.8	$0.7 \times V_{CC}$	V	low power mode
LOW level input voltage threshold	$V_{ENN,on}$	$0.3 \times V_{CC}$	2.2	–	V	normal operation mode
ENN input hysteresis	$V_{ENN,hys}$	300	600	900	mV	–
ENN pull-up resistance	R_{ENN}	15	30	60	k Ω	–
Receiver Output RxD						
HIGH level output current	$I_{RD,H}$	-1.2	-0.8	-0.5	mA	$V_{RD} = 0.8 \times V_{CC}$
LOW level output current	$I_{RD,L}$	0.5	0.8	1.2	mA	$V_{RD} = 0.2 \times V_{CC}$
Transmission Input TxD						
HIGH level input voltage threshold	$V_{TD,H}$	–	2.9	$0.7 \times V_{CC}$	V	recessive state
TxD input hysteresis	$V_{TD,hys}$	300	700	900	mV	–
LOW level input voltage threshold	$V_{TD,L}$	$0.3 \times V_{CC}$	2.1	–	V	dominant state
TxD pull-up current	I_{TD}	-150	-110	-70	μ A	$V_{TxD} < 0.3 \times V_{CC}$

Table 4 Electrical Characteristics (cont'd)

4.5 V < V_{CC} < 5.5 V; 6.0 V < V_S < 27 V; R_L = 500 Ω; V_{ENN} < V_{ENN,ON}; -40 °C < T_j < 125 °C; all voltages with respect to ground; positive current flowing into pin; unless otherwise specified.

Parameter	Symbol	Limit Values			Unit	Remark
		Min.	Typ.	Max.		
Bus Receiver						
Receiver threshold voltage, recessive to dominant edge	V _{bus,rd}	0.44 × V _S	0.48 × V _S	–	V	-8 V < V _{bus} < V _{bus,dom}
Receiver threshold voltage, dominant to recessive edge	V _{bus,dr}	–	0.56 × V _S	0.6 × V _S	V	V _{bus,rec} < V _{bus} < 20 V
Receiver hysteresis	V _{bus,hys}	0.02 × V _S	0.04 × V _S	0.1 × V _S	mV	V _{bus,hys} = V _{bus,rec} - V _{bus,dom}
Receiver threshold center voltage	V _{bus,cnt}	0.475 × V _S	0.5 × V _S	0.525 × V _S		LIN2.0 table 3.1
Input leakage current	I _{bus,lek}	-1			mA	V _{bus} = 0V, V _{bat} = 12V, pull-up resistor as specified in LIN2.0
Wake-up threshold voltage	V _{wake}	0.40 × V _S	0.5 × V _S	0.6 × V _S	V	–
Bus Transmitter						
Bus recessive output voltage	V _{bus,rec}	0.9 × V _S	–	V _S	V	V _{TxD} = V _{CC}
Bus dominant output voltage	V _{bus,dom}	0	–	2	V	V _{TxD} = 0 V 7.3V < V _S < 27V
		0	–	1.2	V	V _{TxD} = 0 V 6V < V _S < 7.3V
Bus short circuit current	I _{bus,sc}	40	100	150	mA	V _{bus,short} = 13.5 V
Leakage current	I _{bus,lk}	-1	-	–	mA	V _{CC} = 0 V, V _S = 0 V, V _{bus} = -8 V,
		–	10	20	μA	V _{CC} = 0 V, V _S = 13.5V, V _{bus} = 20 V,
Bus pull-up resistance	R _{bus}	20	30	47	kΩ	–

Table 4 Electrical Characteristics (cont'd)

4.5 V < V_{CC} < 5.5 V; 6.0 V < V_S < 27 V; R_L = 500 Ω; V_{ENN} < V_{ENN,ON}; -40 °C < T_j < 125 °C; all voltages with respect to ground; positive current flowing into pin; unless otherwise specified.

Parameter	Symbol	Limit Values			Unit	Remark
		Min.	Typ.	Max.		
Dynamic Transceiver Characteristics						
Falling edge slew rate	S _{bus(L)}	-3	-2.0	-1	V/μs	¹⁾ 60% > V _{bus} > 40% 1 μs < (τ = R _L × C _{BUS}) < 5 μs; V _{CC} = 5 V; V _S = 13.5 V
Rising edge slew rate	S _{bus(H)}	1	1.5	3	V/μs	¹⁾ 40% < V _{bus} < 60% 1 μs < (τ = R _L × C _{BUS}) < 5 μs; V _{CC} = 5 V; V _S = 13.5 V
Slope symmetry	t _{slopesym}	5		-5	μs	t _{fslope} - t _{rslope} V _S = 18 V
Propagation delay TxD LOW to bus	t _{d(L),T}	–	1	3	μs	V _{CC} = 5 V
Propagation delay TxD HIGH to bus	t _{d(H),T}	–	1	3	μs	V _{CC} = 5 V
Propagation delay bus dominant to RxD LOW	t _{d(L),R}	–	1	6	μs	V _{CC} = 5 V; C _{RxD} = 20 pF
Propagation delay bus recessive to RxD HIGH	t _{d(H),R}	–	1	6	μs	V _{CC} = 5 V; C _{RxD} = 20 pF
Receiver delay symmetry	t _{sym,R}	-2	–	2	μs	t _{sym,R} = t _{d(L),R} - t _{d(H),R}
Transmitter delay symmetry	t _{sym,T}	-2	–	2	μs	t _{sym,T} = t _{d(L),T} - t _{d(H),T}
Duty cycle D1	t _{duty1}	0.396	–	–	μs	duty cycle ¹⁾ TH _{Rec} (max) = 0.744 × V _S ; TH _{Dom} (max) = 0.581 × V _S ; V _S = 7.0 ... 18 V; t _{bit} = 50 μs; D1 = t _{bus_rec(min)}/2 t_{bit};}
Duty cycle D2	t _{duty2}	–	–	0.581	μs	duty cycle ²⁾ TH _{Rec} (max) = 0.422 × V _S ; TH _{Dom} (max) = 0.264 × V _S V _S = 7.6 ... 18 V; t _{bit} = 50 μs; D2 = t _{bus_rec(max)}/2 t_{bit};}

Table 4 Electrical Characteristics (cont'd)

4.5 V < V_{CC} < 5.5 V; 6.0 V < V_S < 27 V; $R_L = 500 \Omega$; $V_{ENN} < V_{ENN,ON}$; -40 °C < T_j < 125 °C; all voltages with respect to ground; positive current flowing into pin; unless otherwise specified.

Parameter	Symbol	Limit Values			Unit	Remark
		Min.	Typ.	Max.		
Wake-up delay time	t_{wake}	30	100	150	μs	$T_j < 125 \text{ }^\circ C$
				170	μs	$T_j < 150 \text{ }^\circ C$
Delay time for mode change	t_{snorm}			50	μs	

1) Bus load conditions concerning LIN spec 2.0 C_{bus} , $R_{bus} = 1 \text{ nF}$, $1 \text{ k}\Omega$ / 6.8 nF , 660Ω / 10 nF , 500Ω




Figure 4 Test Circuits




Figure 5 Timing Diagram for Dynamic Characteristics

Application




Figure 6 Application Circuit

Package Outlines




Figure 7 P-DSO-8-3 (Plastic Dual Small Outline)

You can find all of our packages, sorts of packing and others in our Infineon Internet Page "Products": <http://www.infineon.com/products>.

SMD = Surface Mounted Device

Dimensions in mm