

# AZP92

## ECL/PECL $\div 1$ , $\div 2$ Clock Generation Chip with Selectable Enable

### FEATURES

- Green and RoHS Compliant / Lead (Pb) Free Package Available
- 3.0V to 5.5V Operation
- Selectable Divide Ratio
- Selectable Enable Polarity and Threshold (CMOS/TTL or PECL)
- Selectable Input Biasing
- High Bandwidth for  $\geq 1$ GHz
- Available in a MLP 8 (2x2) Package

### PACKAGE AVAILABILITY

PACKAGE	PART NO.	MARKING	NOTES
MLP 8 (2x2) Green / RoHS Compliant / Lead (Pb) Free	AZP92NAG	P1G <Date Code>	1,2
DIE	AZP92X	N/A	3,4

- 1 Add R1 at end of part number for 7 inch (1K parts), R2 for 13 inch (2.5K parts) Tape & Reel.
- 2 Date code format: "Y" for year followed by "WW" for week.
- 3 Waffle Pack
- 4 Contact factory for availability

### DESCRIPTION

The AZP92 is a specialized  $\div 1$  or  $\div 2$  clock generation part including an enable/reset function. The divide ratio is selected with the DIV-SEL pin/pad. When DIV-SEL is open (NC), the AZP92 functions as a standard receiver. If DIV-SEL is connected to  $V_{EE}$ , it functions as a  $\div 2$  divider.

A selectable enable is provided which also functions as a reset when the  $\div 2$  mode is selected. Enable (EN) functionality is selected with the EN-SEL pin/pad which has three valid states: open (NC),  $V_{EE}$ , or connected to  $V_{EE}$  via a 20k $\Omega$  resistor. Leaving EN-SEL open or connecting it to  $V_{EE}$  will select the EN pin/pad to function as an active high CMOS/TTL enable. When EN-SEL is open, an internal 75k $\Omega$  pull-up resistor is selected which enables the outputs whenever EN is left open. When EN-SEL is connected to  $V_{EE}$ , an internal 75k $\Omega$  pull-down resistor is selected which disables the outputs whenever EN is left open.

Connecting the EN-SEL to  $V_{EE}$  with a 20k $\Omega$  resistor will select the EN pin/pad to function as an active low PECL/ECL enable with an internal 75k $\Omega$  pull-down resistor. In this mode, outputs are enabled when EN is left open (NC). This default logic condition can be overridden by connecting the EN to  $V_{CC}$  with an external resistor of  $\leq 20$ k $\Omega$ . Refer to the enable truth table on the next page for detailed operation.

#### DIE (AZP92X)

The AZP92X provides a  $V_{BB}$  and a BIAS pad with 940 $\Omega$  internal resistors from D to BIAS and D to BIAS. Connecting the BIAS pad to  $V_{BB}$  allows D and D to be AC coupled with minimal external components. For single ended applications, D or D may be connected directly to  $V_{BB}$  to form a single 1880 $\Omega$  bias resistor. The  $V_{BB}$  pin supports 1.5mA sink/source current. Whenever used, the  $V_{BB}$  should be bypassed to ground or  $V_{CC}$  with a 0.01  $\mu$ F capacitor.


#### MLP 8, 2x2 mm Package (AZP92NA)

The AZP92NA provides a  $V_{BB}$  with an 1880 $\Omega$  internal bias resistor from D to  $V_{BB}$ . This feature allows AC coupling with minimal external components. The  $V_{BB}$  pin supports 1.5mA sink/source current and should be bypassed to ground or  $V_{CC}$  with a 0.01  $\mu$ F capacitor.

NOTE: The specifications in the ECL/PECL tables are valid when thermal equilibrium has been established.

**SIGNAL DESCRIPTION**

PIN/PAD	FUNCTION
D/D	Data Inputs
Q/Q	Data Outputs
V <sub>BB</sub>	Reference Voltage Output
BIAS	Input Bias Return
EN	Enable/Reset Input
EN-SEL	Enable Logic Select
DIV-SEL	Divide Ratio Select
V <sub>EE</sub>	Negative Supply
V <sub>CC</sub>	Positive Supply




**ENABLE TRUTH TABLE**

EN-SEL	EN	Q	Q
NC	CMOS Low or V <sub>EE</sub>	Low	High
NC	CMOS High, V <sub>CC</sub> or NC	Data	Data
V <sub>EE</sub>	CMOS Low, V <sub>EE</sub> or NC	Low	High
V <sub>EE</sub>	CMOS High or V <sub>CC</sub>	Data	Data
20kΩ to V <sub>EE</sub>	PECL Low, V <sub>EE</sub> or NC	Data	Data
20kΩ to V <sub>EE</sub>	PECL High or V <sub>CC</sub>	Low	High

**DIVIDE TRUTH TABLE**


DIV-SEL	DIVIDE RATIO
NC	÷1
V <sub>EE</sub> <sup>1</sup>	÷2

<sup>1</sup> DIV-SEL connection must be ≤1Ω.





**TIMING DIAGRAM**

**DIE PAD COORDINATES**



NAME	SIGNAL	X (Microns)	Y (Microns)
A	D	-342.5	312.5
B	D	-342.5	144.5
C	BIAS	-342.5	-87.0
D	V <sub>BB</sub>	-342.5	-255.0
E	EN	-33.5	-312.5
F	V <sub>EE</sub>	126.5	-312.5
G	DIV-SEL	312.5	-248.5
H	Q	312.5	-98.5
I	Q	312.5	51.5
J	NC	312.5	201.5
K	V <sub>CC</sub>	302.5	342.5
L	V <sub>CC</sub>	142.5	342.5
M	EN-SEL	-140.5	342.5

- Notes:
1. Other die thicknesses available. Contact factory for further information.
  2. The die backside may be left open or connected to V<sub>EE</sub>.



**Absolute Maximum Ratings are those values beyond which device life may be impaired.**

Symbol	Characteristic	Rating	Unit
V <sub>CC</sub>	PECL Power Supply (V <sub>EE</sub> = 0V)	0 to +6.0	Vdc
V <sub>I</sub>	PECL Input Voltage (V <sub>EE</sub> = 0V)	0 to +6.0	Vdc
V <sub>EE</sub>	ECL Power Supply (V <sub>CC</sub> = 0V)	-6.0 to 0	Vdc
V <sub>I</sub>	ECL Input Voltage (V <sub>CC</sub> = 0V)	-6.0 to 0	Vdc
I <sub>HGOUT</sub>	Output Current — Continuous — Surge	50 100	mA
T <sub>A</sub>	Operating Temperature Range	-40 to +85	°C
T <sub>STG</sub>	Storage Temperature Range	-65 to +150	°C

**100K ECL DC Characteristics (V<sub>EE</sub> = -3.0V to -5.5V, V<sub>CC</sub> = GND)**

Symbol	Characteristic	-40°C		0°C		25°C		85°C		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
V <sub>OH</sub>	Output HIGH Voltage <sup>1</sup>	-1085	-880	-1025	-880	-1025	-880	-1025	-880	mV
V <sub>OL</sub>	Output LOW Voltage <sup>1</sup>	-1900	-1555	-1900	-1620	-1900	-1620	-1900	-1620	mV
V <sub>IH</sub>	Input HIGH Voltage D/D, EN (ECL) <sup>2</sup> EN (CMOS) <sup>3</sup>	-1165 V <sub>EE</sub> +2000	-390 V <sub>CC</sub>	-1165 V <sub>EE</sub> +2000	-390 V <sub>CC</sub>	-1165 V <sub>EE</sub> +2000	-390 V <sub>CC</sub>	-1165 V <sub>EE</sub> +2000	-390 V <sub>CC</sub>	mV
V <sub>IL</sub>	Input LOW Voltage D/D, EN (ECL) <sup>2</sup> EN (CMOS) <sup>3</sup>	-2250 V <sub>EE</sub>	-1475 V <sub>EE</sub> + 800	-2250 V <sub>EE</sub>	-1475 V <sub>EE</sub> + 800	-2250 V <sub>EE</sub>	-1475 V <sub>EE</sub> + 800	-2250 V <sub>EE</sub>	-1475 V <sub>EE</sub> + 800	mV
V <sub>BB</sub>	Reference Voltage	-1390	-1250	-1390	-1250	-1390	-1250	-1390	-1250	mV
I <sub>IH</sub>	Input HIGH Current EN		150		150		150		150	µA
I <sub>IL</sub>	Input LOW Current EN (ECL) <sup>2</sup> EN (CMOS) <sup>3</sup>	0.5 -150		0.5 -150		0.5 -150		0.5 -150		µA
I <sub>EE</sub>	Power Supply Current <sup>4</sup>		31		31		31		34	mA

1. Specified with outputs terminated through 50Ω resistors to V<sub>CC</sub> - 2V.
2. EN-SEL connected to V<sub>EE</sub> through a 20kΩ resistor.
3. EN-SEL connected V<sub>EE</sub> or left open (NC).
4. DIV-SEL left open (NC).

**100K LVPECL DC Characteristics (V<sub>EE</sub> = GND, V<sub>CC</sub> = +3.3V)**

Symbol	Characteristic	-40°C		0°C		25°C		85°C		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
V <sub>OH</sub>	Output HIGH Voltage <sup>1,2</sup>	2215	2420	2275	2420	2275	2420	2275	2420	mV
V <sub>OL</sub>	Output LOW Voltage <sup>1,2</sup>	1400	1745	1400	1680	1400	1680	1400	1680	mV
V <sub>IH</sub>	Input HIGH Voltage <sup>1</sup> D/D, EN (PECL) <sup>3</sup> EN (CMOS) <sup>4</sup>	2135 2000	2910 V <sub>CC</sub>	2135 2000	2910 V <sub>CC</sub>	2135 2000	2910 V <sub>CC</sub>	2135 2000	2910 V <sub>CC</sub>	mV
V <sub>IL</sub>	Input LOW Voltage <sup>1</sup> D/D, EN (PECL) <sup>3</sup> EN (CMOS) <sup>4</sup>	1050 GND	1825 800	1050 GND	1825 800	1050 GND	1825 800	1050 GND	1825 800	mV
V <sub>BB</sub>	Reference Voltage <sup>1</sup>	1910	2050	1910	2050	1910	2050	1910	2050	mV
I <sub>IH</sub>	Input HIGH Current EN		150		150		150		150	µA
I <sub>IL</sub>	Input LOW Current EN (PECL) <sup>3</sup> EN (CMOS) <sup>4</sup>	0.5 -150		0.5 -150		0.5 -150		0.5 -150		µA
I <sub>EE</sub>	Power Supply Current <sup>5</sup>		31		31		31		34	mA

1. For supply voltages other than 3.3V, use the ECL table values and ADD supply voltage value.
2. Specified with outputs terminated through 50Ω resistors to V<sub>CC</sub> - 2V.
3. EN-SEL connected to V<sub>EE</sub> through a 20kΩ resistor.
4. EN-SEL connected V<sub>EE</sub> or left open (NC).
5. DIV-SEL left open (NC).

**100K PECL DC Characteristics** ( $V_{EE} = \text{GND}$ ,  $V_{CC} = +5.0\text{V}$ )

Symbol	Characteristic	-40°C		0°C		25°C		85°C		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
$V_{OH}$	Output HIGH Voltage <sup>1,2</sup>	3915	4120	3975	4120	3975	4120	3975	4120	mV
$V_{OL}$	Output LOW Voltage <sup>1,2</sup>	3100	3445	3100	3380	3100	3380	3100	3380	mV
$V_{IH}$	Input HIGH Voltage <sup>1</sup>	3835	4610	3835	4610	3835	4610	3835	4610	mV
	D/D, EN (PECL) <sup>3</sup> EN (CMOS) <sup>4</sup>	2000	$V_{CC}$	2000	$V_{CC}$	2000	$V_{CC}$	2000	$V_{CC}$	
$V_{IL}$	Input LOW Voltage <sup>1</sup>	2750	3525	2750	3525	2750	3525	2750	3525	mV
	D/D, EN (PECL) <sup>3</sup> EN (CMOS) <sup>4</sup>	GND	800	GND	800	GND	800	GND	800	
$V_{BB}$	Reference Voltage <sup>1</sup>	3610	3750	3610	3750	3610	3750	3610	3750	mV
$I_{IH}$	Input HIGH Current EN		150		150		150		150	$\mu\text{A}$
$I_{IL}$	Input LOW Current									$\mu\text{A}$
	EN (PECL) <sup>3</sup> EN (CMOS) <sup>4</sup>	0.5 -150		0.5 -150		0.5 -150		0.5 -150		
$I_{EE}$	Power Supply Current <sup>5</sup>		31		31		31		34	mA


1. For supply voltages other than 5.0V, use the ECL table values and ADD supply voltage value.
2. Specified with outputs terminated through 50Ω resistors to  $V_{CC} - 2\text{V}$ .
3. EN-SEL connected to  $V_{EE}$  through a 20kΩ resistor.
4. EN-SEL connected  $V_{EE}$  or left open (NC).
5. DIV-SEL left open (NC).

**AC Characteristics** ( $V_{EE} = -3.0\text{V}$  to  $-5.5\text{V}$ ;  $V_{CC} = \text{GND}$  or  $V_{EE} = \text{GND}$ ;  $V_{CC} = +3.0\text{V}$  to  $+5.5\text{V}$ )


Symbol	Characteristic	-40°C			0°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
$t_{PLH} / t_{PHL}$	Propagation Delay			450			450			450			450	ps
	D to Q/Q Outputs <sup>1</sup> (SE) EN to Q/Q Outputs <sup>1</sup>			600			600			600			600	
$t_{SKEW}$	Duty Cycle Skew <sup>2</sup> (SE)		5	20		5	20		5	20		5	20	ps
$V_{PP}(\text{AC})$	Input Swing <sup>3</sup>			1000			1000			1000			1000	mV
	Differential (D/D) Single Ended (D) <sup>4</sup>	150 300		2000	150 300		2000	150 300		2000	150 300		2000	
$t_r / t_f$	Output Rise/Fall <sup>1</sup> (20% - 80%)	80		200	80		200	80		200	80		200	ps

1. Specified with outputs terminated through 50Ω resistors to  $V_{CC} - 2\text{V}$ .
2. Duty cycle skew is the difference between a  $t_{PLH}$  and  $t_{PHL}$  propagation delay through a device.
3. The peak-to-peak input swing is the range for which AC parameters are guaranteed.
4. Range valid for AC coupled signals only.


**AC PP INPUT (Differential)**




**PACKAGE DIAGRAM**  
**MLP 8 2x2mm**



TOP VIEW



BOTTOM VIEW



SIDE VIEW

**Note: All dimensions are in mm**

Arizona Microtek, Inc. reserves the right to change circuitry and specifications at any time without prior notice. Arizona Microtek, Inc. makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Arizona Microtek, Inc. assume any liability arising out of the application or use of any product or circuit and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Arizona Microtek, Inc. does not convey any license rights nor the rights of others. Arizona Microtek, Inc. products are not designed, intended or authorized for use as components in systems intended to support or sustain life, or for any other application in which the failure of the Arizona Microtek, Inc. product could create a situation where personal injury or death may occur. Should Buyer purchase or use Arizona Microtek, Inc. products for any such unintended or unauthorized application, Buyer shall indemnify and hold Arizona Microtek, Inc. and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Arizona Microtek, Inc. was negligent regarding the design or manufacture of the part.