

Features

- Timing – From Microseconds to Hours
- CMOS and HiNIL Compatible Inputs/Outputs
- High Current Drive Capability – 100 mA Source or Sink
- No Current Spiking on Output
- Pin Compatible With 555 Timer

Typical Applications

Time Delay Generation
Clock Generation
Pulse Generation
Pulse Shaping
Pulse Width Modulation
Missing Pulse Detector

Absolute Maximum Ratings

Continuous Supply Voltage	16.5V
Pulsed Supply Voltage (<100ms)	18.0V
Input Voltage (Any Input)	-0.5V to +18V
Surge Sink Current (100ms at $T_A = 25^\circ\text{C}$)	150mA
Storage Temperature (L Package)	-65°C to $+150^\circ\text{C}$
(J Package)	-55°C to $+100^\circ\text{C}$
Lead Temperature (1/16 inch from case, 10 seconds max)	300°C

NOTE: Exceeding the absolute maximum ratings may cause permanent damage. Function of HiNIL devices at the absolute maximum ratings or beyond the conditions guaranteed is not implied.

General Description

The Teledyne Semiconductor 355 Timer is designed to be used as an accurate time delay device or as an astable oscillator in industrial control environments. Timing intervals of the 355 Timer are controlled by an external RC network.


The 355 triggers on the negative edge of the low going trigger pulse. Trigger pulse width must be shorter than the timing interval set by the RC combination. If the trigger is held low, the output will remain high until the trigger is driven high again.

Connection Diagram


Order Part Numbers:

L Package
8-Pin Ceramic DIP
($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$)
355 AL/CL

J Package
8-Pin Plastic DIP
($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$)
355 AJ/CJ



Diagram



Recommended Operating Conditions

	Min	Typ	Max	Units
Supply Voltage	11		16	V
Free Air Operating Temperature Range — T_A	0	25	70	$^{\circ}\text{C}$

Electrical Characteristics

(Over recommended operating conditions unless otherwise noted).


Parameter	Conditions	Min	Typ	Max	Units
Supply Current	Low State Output (Note 1) $V_{CC} = 16\text{V}$, $R_L = \infty$		15	20	mA
Timing Error	R_A , $R_B = 1\text{K}\Omega$ to $100\text{K}\Omega$ $C = 0.1\mu\text{F}$		1.0	3.0	%
Initial Accuracy			300		ppm/ $^{\circ}\text{C}$
Drift with Temperature (Monostable)	(Note 2)		500		ppm/ $^{\circ}\text{C}$
(Astable)			0.4	0.7	% V
Drift with Supply Voltage					% V
Threshold Voltage	$V_{CC} = 12\text{V}$	7.5	8.0	8.5	V
	$V_{CC} = 15\text{V}$	9.5	10.0	10.5	V
Trigger Voltage	$V_{CC} = 12\text{V}$	5.0	5.4	5.8	V
	$V_{CC} = 15\text{V}$	6.3	6.75	7.2	V
Trigger Current	$V_{CC} = 16\text{V}$		1.3	10	μA
Reset Voltage	$V_{CC} = 12\text{V}$	4.3	4.8	5.3	V
	$V_{CC} = 15\text{V}$	5.5	6.0	6.5	V
Reset Current	$V_{IN} = 1.5\text{V}$		1.3	10	μA
Threshold Current	(Note 3) $V_{IN} = 11\text{V}$, $V_{CC} = 15\text{V}$ $V_{IN} = 9\text{V}$, $V_{CC} = 12\text{V}$		200	400	nA
Control Voltage Level	$V_{CC} = 12\text{V}$	7.5	8.0	8.5	V
	$V_{CC} = 15\text{V}$	9.5	10.0	10.5	V
Low Output Voltage	$V_{CC} = 15\text{V}$ $I_{SINK} = 13\text{mA}$		1.0	1.5	V
	$I_{SINK} = 75\text{mA}$		1.4	2.0	V
	$I_{SINK} = 100\text{mA}$		2.0		V
High Output Voltage	$I_{SOURCE} = 50\text{mA}$ $V_{CC} = 12\text{V}$	9.0	10.2		V
	$V_{CC} = 15\text{V}$	12.0	13.2		V
	$I_{SOURCE} = 100\text{mA}$, $V_{CC} = 15\text{V}$		12.7		V
	$I_{SOURCE} = 50\mu\text{A}$ $V_{CC} = 11\text{V}$	9.0	9.4		V
	$V_{CC} = 14\text{V}$	12.0	12.4		V
Discharge Leakage Current	$V_{CC} = 16\text{V}$ $V_{DISCHARGE} = 15\text{V}$		20	100	nA
Maximum Oscillator Frequency		100	300		kHz
Propagation Delay (tpd)	Trigger to Output		330		nsec

NOTES:









(1) Supply current when output is high is typically 1.0mA less.

(2) Tested at $V_{CC} = 12\text{V}$ and $V_{CC} = 15\text{V}$.(3) This will determine the maximum value of $R_A + R_B$. For 15V operation the maximum total is $R = 10\text{M}\Omega$.

Switching Waveforms



Typical Performance Characteristics



Circuit Control Description

Output, Pin 3 — The output logic level is normally in a "low" state, and goes "high" during the timing cycle.

Trigger, Pin 2 — The timing cycle is initiated by lowering the dc level at the trigger terminal below V_{CC} . Once triggered, the circuit is immune to additional triggering until the timing cycle is complete, unless the succeeding trigger overlaps the normal end of the output pulse.

Threshold, Pin 6 — The timing cycle is complete when the voltage level at the threshold reaches $2/3V_{CC}$. At this point, the threshold comparator changes state, resets the internal flip-flop, and initiates the discharge cycle.

Control or FM, Pin 5 — The timing cycle or the frequency of oscillation can be controlled or modulated by applying a dc control voltage to pin 5. This terminal is internally biased at $2/3V_{CC}$. The control signal for frequency modulation or pulse-width modulation is applied to this terminal. When not in use, the control terminals should be ac grounded through $0.01\mu\text{F}$ decoupling capacitors.

Discharge, Pin 7 — This terminal corresponds to the collector of the discharge transistor. During the charging cycle, this terminal behaves as an open-circuit; during discharge, it becomes a low impedance path to ground.

Reset, Pin 4 — The timing cycle can be interrupted by grounding the reset terminal. When the reset signal is applied, the output goes "low" and remains in that state while the reset voltage is applied. When the reset signal is removed, the output remains "low" until retriggered. When not used, the reset terminal should be connected to V_{CC} in order to avoid any possibility of false resetting. When the timing circuit is operated in the astable mode, the reset terminal can be used for "on" and "off" keying of the oscillation.

Applications Information

