# **Noninverting 3-State Buffer**

The MC74VHC1G126 is an advanced high speed CMOS noninverting 3-state buffer fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation.

The internal circuit is composed of three stages, including a buffered 3–state output which provides high noise immunity and stable output.

The MC74VHC1G126 input structure provides protection when voltages up to 7.0 V are applied, regardless of the supply voltage. This allows the MC74VHC1G126 to be used to interface 5.0 V circuits to 3.0 V circuits.

#### **Features**

- High Speed:  $t_{PD} = 3.5 \text{ ns}$  (Typ) at  $V_{CC} = 5.0 \text{ V}$
- Low Power Dissipation:  $I_{CC} = 1 \mu A \text{ (Max)}$  at  $T_A = 25 \text{°C}$
- Power Down Protection Provided on Inputs
- Balanced Propagation Delays
- Pin and Function Compatible with Other Standard Logic Families
- Chip Complexity: FETs = 58; Equivalent Gates = 15
- Pb-Free Packages are Available




Figure 1. Pinout (Top View)



Figure 2. Logic Symbol



#### ON Semiconductor®

http://onsemi.com

#### MARKING DIAGRAMS



SC-88A/SOT-353/SC-70 DF SUFFIX CASE 419A





TSOP-5/SOT-23/SC-59 DT SUFFIX CASE 483



W2 = Device Code M = Date Code\* A = Assembly Location

Y = Year W = Work Week • = Pb-Free Package

(Note: Microdot may be in either location)

\*Date Code orientation and/or position may vary depending upon manufacturing location.

PIN ASSIGNMENT				
1	OE			
2	IN A			
3	GND			
4	OUT Y			
5	V <sub>CC</sub>			

#### **FUNCTION TABLE**

A Input	OE Input	Y Output
L	Н	L
Н	Н	Н
X	L	Z

#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.

#### **MAXIMUM RATINGS**

Symbol	Characteristics	Value	Unit
V <sub>CC</sub>	DC Supply Voltage	-0.5 to +7.0	V
V <sub>IN</sub>	DC Input Voltage	-0.5 to +7.0	V
V <sub>OUT</sub>	DC Output Voltage $V_{CC} = 0$ High or Low State	-0.5 to 7.0 -0.5 to V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input Diode Current	-20	mA
I <sub>OK</sub>	Output Diode Current $V_{OUT} < GND; V_{OUT} > V_{CC}$	+20	mA
l <sub>OUT</sub>	DC Output Current, per Pin	+25	mA
I <sub>CC</sub>	DC Supply Current, V <sub>CC</sub> and GND	+50	mA
P <sub>D</sub>	Power dissipation in still air SC-88A, TSOP-5	200	mW
$\theta_{\sf JA}$	Thermal resistance SC-88A, TSOP-5	333	°C/W
TL	Lead temperature, 1 mm from case for 10 s	260	°C
TJ	Junction temperature under bias	+150	°C
T <sub>stg</sub>	Storage temperature	-65 to +150	°C
V <sub>ESD</sub>	ESD Withstand Voltage  Human Body Model (Note 1)  Machine Model (Note 2)  Charged Device Model (Note 3)	> 2000 > 200 N/A	V
I <sub>Latchup</sub>	Latchup Performance Above V <sub>CC</sub> and Below GND at 125°C (Note 4)	±500	mA

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.

- Tested to EIA/JESD22-A114-A
   Tested to EIA/JESD22-A114-A
- 3. Tested to JESD22-C101-A
- 4. Tested to EIA/JESD78

# RECOMMENDED OPERATING CONDITIONS

Symbol	Characteristic	Min	Max	Unit	
V <sub>CC</sub>	DC Supply Voltage		2.0	5.5	V
V <sub>IN</sub>	DC Input Voltage		0.0	5.5	V
V <sub>OUT</sub>	DC Output Voltage		0.0	$V_{CC}$	V
T <sub>A</sub>	Operating Temperature Range		<b>-</b> 55	+125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$	0 0	100 20	ns/V

#### **Device Junction Temperature versus** Time to 0.1% Bond Failures

Junction Temperature °C	Time, Hours	Time, Years
80	1,032,200	117.8
90	419,300	47.9
100	178,700	20.4
110	79,600	9.4
120	37,000	4.2
130	17,800	2.0
140	8,900	1.0




Figure 3. Failure Rate vs. Time **Junction Temperature** 

# DC ELECTRICAL CHARACTERISTICS

			V <sub>CC</sub>	Т	A = 25°	С	T <sub>A</sub> ≤	85°C	-55 ≤ T <sub>A</sub>	≤ 125°C	
Symbol	Parameter	Test Conditions	(V)	Min	Тур	Max	Min	Max	Min	Max	Unit
V <sub>IH</sub>	Minimum High-Level Input Voltage		2.0 3.0 4.5 5.5	1.5 2.1 3.15 3.85			1.5 2.1 3.15 3.85		1.5 2.1 3.15 3.85		V
V <sub>IL</sub>	Maximum Low-Level Input Voltage		2.0 3.0 4.5 5.5			0.5 0.9 1.35 1.65		0.5 0.9 1.35 1.65		0.5 0.9 1.35 1.65	٧
V <sub>OH</sub>	Minimum High-Level Output Voltage V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OH} = -50  \mu\text{A}$	2.0 3.0 4.5	1.9 2.9 4.4	2.0 3.0 4.5		1.9 2.9 4.4		1.9 2.9 4.4		V
		$V_{IN} = V_{IH}$ or $V_{IL}$ $I_{OH} = -4$ mA $I_{OH} = -8$ mA	3.0 4.5	2.58 3.94			2.48 3.80		2.34 3.66		V
V <sub>OL</sub>	Maximum Low–Level Output Voltage V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $I_{OL} = 50  \mu\text{A}$	2.0 3.0 4.5		0.0 0.0 0.0	0.1 0.1 0.1		0.1 0.1 0.1		0.1 0.1 0.1	V
		$V_{IN} = V_{IH}$ or $V_{IL}$ $I_{OL} = 4$ mA $I_{OL} = 8$ mA	3.0 4.5			0.36 0.36		0.44 0.44		0.52 0.52	V
l <sub>OZ</sub>	Maximum 3–State Leakage Current	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{OUT} = V_{CC} \text{ or GND}$	5.5			±0.25		±2.5		±2.5	μΑ
I <sub>IN</sub>	Maximum Input Leakage Current	V <sub>IN</sub> = 5.5 V or GND	0 to 5.5			±0.1		±1.0		±1.0	μΑ
Icc	Maximum Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND	5.5			1.0		20		40	μΑ


# AC ELECTRICAL CHARACTERISTICS $C_{load}$ = 50 pF, Input $t_{r}$ = $t_{f}$ = 3.0 ns

			T	A = 25°0	2	T <sub>A</sub> ≤	85°C	-55 ≤ T <sub>A</sub>	≤ 125°C	
Symbol	Parameter	Test Conditions	Min	Тур	Max	Min	Max	Min	Max	Unit
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay,	$V_{CC} = 3.3 \pm 0.3 \text{ V C}_{L} = 15 \text{ pF}$ $C_{L} = 50 \text{ pF}$		4.5 6.4	8.0 11.5		9.5 13.0		12.0 16.0	ns
	Input A to Y (Figures 3. and 5.)	$V_{CC} = 5.0 \pm 0.5 \text{ V C}_{L} = 15 \text{ pF}$ $C_{L} = 50 \text{ pF}$		3.5 4.5	5.5 7.5		6.5 8.5		8.5 10.5	
t <sub>PZL</sub> , t <sub>PZH</sub>	Maximum Output Enable Time,	$V_{CC} = 3.3 \pm 0.3 \ VC_L = 15 \ pF$ $R_L = 1000 \ \Omega$ $C_L = 50 \ pF$		4.5 6.4	8.0 11.5		9.5 13.0		11.5 15.0	ns
	Input OE to Y (Figures 4. and 5.)	$\begin{aligned} &V_{CC} = 5.0 \pm 0.5 \ VC_L = 15 \ pF \\ &R_L = 1000 \ \Omega \qquad C_L = 50 \ pF \end{aligned}$		3.5 4.5	5.1 7.1		6.0 8.0		8.5 10.5	
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Maximum Output Disable Time,	$V_{CC} = 3.3 \pm 0.3 \text{ V C}_{L} = 15 \text{ pF}$ $R_{L} = 1000 \Omega$ $C_{L} = 50 \text{ pF}$		6.5 8.0	9.7 13.2		11.5 15.0		14.5 18.0	ns
	Input OE to Y (Figures 4. and 5.)	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		4.8 7.0	6.8 8.8		8.0 10.0		10.0 12.0	
C <sub>IN</sub>	Maximum Input Capacitance			4.0	10		10		10	pF
C <sub>OUT</sub>	Maximum 3–State Output Capacitance (Output in High Impedance State)			6.0						pF

		Typical @ 25°C, V <sub>CC</sub> = 5.0 V	
$C_PD$	Power Dissipation Capacitance (Note 5)	8.0	pF

<sup>5.</sup> C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I<sub>CC(OPR)</sub> = C<sub>PD</sub> • V<sub>CC</sub> • f<sub>in</sub> + I<sub>CC</sub>. C<sub>PD</sub> is used to determine the no–load dynamic power consumption; P<sub>D</sub> = C<sub>PD</sub> • V<sub>CC</sub><sup>2</sup> • f<sub>in</sub> + I<sub>CC</sub> • V<sub>CC</sub>.

# **SWITCHING WAVEFORMS**



VCC

GND

TPZL tPLZ

HIGH
IMPEDANCE


VOL + 0.3V


VOH - 0.3V

HIGH
IMPEDANCE

Figure 4. Switching Waveforms

Figure 5.





\*Includes all probe and jig capacitance

Figure 6. Test Circuit

Figure 7. Test Circuit




Figure 8. Input Equivalent Circuit

#### **DEVICE ORDERING INFORMATION**


Device Order Number	Package Type	Tape and Reel Size <sup>†</sup>
MC74VHC1G126DFT1	SC-88A/SOT-353/SC-70	178 mm (7") 3000 Units / Tape & Reel
M74VHC1G126DFT1G	SC-88A/SOT-353/SC-70 (Pb-Free)	178 mm (7") 3000 Units / Tape & Reel
MC74VHC1G126DFT2	SC-88A/SOT-353/SC-70	178 mm (7") 3000 Units / Tape & Reel
M74VHC1G126DFT2G	SC-88A/SOT-353/SC-70 (Pb-Free)	178 mm (7") 3000 Units / Tape & Reel
MC74VHC1G126DTT1	TSOP-5/SOT-23/SC-59	178 mm (7") 3000 Units / Tape & Reel
M74VHC1G126DTT1G	TSOP-5/SOT-23/SC-59 (Pb-Free)	178 mm (7") 3000 Units / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

<sup>\*</sup>Includes all probe and jig capacitance

# **PACKAGE DIMENSIONS**

#### SC-88A / SOT-353 / SC70 CASE 419A-02 **ISSUE H**



- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.


  2. CONTROLLING DIMENSION: INCH.

  3. 419A-01 OBSOLETE. NEW STANDARD 419A-02.

  4. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

	INC	HES	MILLIN	IETERS		
DIM	MIN	MAX	MIN	MAX		
Α	0.071	0.087	1.80	2.20		
В	0.045	0.053	1.15	1.35		
С	0.031	0.043	0.80	1.10		
D	0.004	0.012	0.10	0.30		
G	0.026	BSC	0.65	BSC		
Н		0.004		0.10		
J	0.004	0.010	0.10	0.25		
K	0.004	0.012	0.10	0.30		
N	0.008	REF	0.20	0.20 REF		
S	0.079	0.087	2.00	2.20		

# **SOLDERING FOOTPRINT\***





\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### PACKAGE DIMENSIONS

#### TSOP-5 / SOT23-5 / SC59-5 **DT SUFFIX**

CASE 483-02 ISSUE D






#### NOTES

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- ANSI 114-30H, 1902.
  CONTROLLING DIMENSION: MILLIMETER.
  MAXIMUM LEAD THICKNESS INCLUDES
  LEAD FINISH THICKNESS. MINIMUM LEAD
  THICKNESS IS THE MINIMUM THICKNESS
  OF BASE MATERIAL.
  A AND B DIMENSIONS DO NOT INCLUDE
- MOLD FLASH, PROTRUSIONS, OR GATE BURRS

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	2.90	3.10	0.1142	0.1220
В	1.30	1.70	0.0512	0.0669
C	0.90	1.10	0.0354	0.0433
D	0.25	0.50	0.0098	0.0197
O	0.85	1.05	0.0335	0.0413
Н	0.013	0.100	0.0005	0.0040
J	0.10	0.26	0.0040	0.0102
K	0.20	0.60	0.0079	0.0236
L	1.25	1.55	0.0493	0.0610
М	0 °	10°	0°	10°
S	2.50	3.00	0.0985	0.1181

#### **SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

# **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.