

2.5V SINGLE DATA RATE 1:10 CLOCK BUFFER TERABUFFER™ JR.

FEATURES:

- Optimized for 2.5V LVTTL
- Guaranteed Low Skew < 25ps (max)
- Very low duty cycle distortion < 300ps (max)
- High speed propagation delay < 2ns. (max)
- Up to 200MHz operation
- Very low CMOS power levels
- · Hot insertable and over-voltage tolerant inputs
- 1:10 fanout buffer
- 2.5V VDD
- Available in TSSOP package

APPLICATIONS:


Clock and signal distribution

DESCRIPTION:

The IDT5T90702.5V single data rate (SDR) clock buffer is a single-ended input to ten single-ended outputs buffer built on advanced metal CMOS technology. The SDR clock buffer fanout from a single input to ten single-ended outputs reduces the loading on the preceding driver and provides an efficient clock distribution network.

The IDT5T9070 has two output banks that can be asynchronously enabled/ disabled. Multiple power and grounds reduce noise.


FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc. INDUSTRIAL TEMPERATURE RANGE

OCTOBER 2002

PINCONFIGURATION



OP VIEW

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max	Unit
Vdd	Power Supply Voltage	-0.5 to +3.6	V
VI	Input Voltage	-0.5 to +3.6	V
Vo	Output Voltage	-0.5 to VDD +0.5	V
Tstg	Storage Temperature	-65 to +165	°C
TJ	Junction Temperature	150	°C

NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE⁽¹⁾ (TA = +25°C, F = 1.0MHz)

Sy	ymbol	Parameter	Min	Тур.	Max.	Unit
Сі	N	Input Capacitance	1	6		pF

NOTE:

1. This parameter is measured at characterization but not tested.

RECOMMENDED OPERATING RANGE

Symbol	Description	Min.	Тур.	Max.	Unit
TA	Ambient Operating Temperature	-40	+25	+85	°C
Vdd	Internal Power Supply Voltage	2.3	2.5	2.7	V

PINDESCRIPTION

Symbol	I/O	Туре	Description
А	Ι	LVTTL	Clock input
G1	Ι	LVTTL	Gate for outputs Q1 through Q5. When $\overline{G1}$ is LOW, these outputs are enabled. When $\overline{G1}$ is HIGH, these outputs are asynchronously disabled to the level designated by $GL^{(1)}$.
G2	Ι	LVTTL	Gate for outputs Q6 through Q10. When $\overline{G2}$ is LOW, these outputs are enabled. When $\overline{G2}$ is HIGH, these outputs are asynchronously disabled to the level designated by $GL^{(1)}$.
GL	Ι	LVTTL	Specifies output disable level. If HIGH, the outputs disable HIGH. If LOW, the outputs disable LOW.
Qn	0	LVTTL	Clock outputs
Vdd		PWR	Power supply for the device core, inputs, and outputs
GND		PWR	Power supply return for power

NOTE:

1. Because the gate controls are asynchronous, runt pulses are possible. It is the user's responsibility to either time the gate control signals to minimize the possibility of runt pulses or be able to tolerate them in down stream circuitry.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE ⁽¹⁾

Symbol	Parameter	Test Conditions	Min.	Тур.(4)	Max	Unit
Ін	Input HIGH Current	$V_{DD} = 2.7V$ $V_{I} = V_{DD}/GND$	_	_	±5	μΑ
lil	Input LOW Current	VDD = 2.7V VI = GND/VDD	_	_	±5	1
Vik	Clamp Diode Voltage	Vdd = 2.3V, IIN = -18mA	_	- 0.7	- 1.2	V
Vin	DC Input Voltage		- 0.3		+3.6	V
Vih	DC Input HIGH ⁽²⁾		1.7		_	V
Vil	DC Input LOW ⁽³⁾		_		0.7	V
Vон	Output HIGH Voltage	Іон = -12mA	Vdd - 0.4		_	V
		Іон = -100μА	Vdd - 0.1		-	V
Vol	Output LOW Voltage	Iol = 12mA	_		0.4	V
		Ιοι = 100μΑ	-		0.1	V

NOTES:

1. See RECOMMENDED OPERATING RANGE table.

2. Voltage required to maintain a logic HIGH.

3. Voltage required to maintain a logic LOW.

4. Typical values are at VDD = 2.5V, $+25^{\circ}C$ ambient.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾	Тур.	Max	Unit
Iddq	Quiescent VDD Power Supply Current	VDD = Max., Reference Clock = LOW	1.5	2	mA
		Outputs enabled, All outputs unloaded			
Iddd	Dynamic Vod Power Supply	$V_{DD} = Max., V_{DD} = Max., C_L = 0pF$	150	200	μA/MHz
	Current per Output				
Ітот	Total Power Vod Supply Current	VDD = 2.5V., FREFERENCE CLOCK = 100MHz, CL = 15pF	70	90	mA
		VDD = 2.5V., FREFERENCE CLOCK = 200MHZ, CL = 15pF	100	150	

NOTE:

1. The termination resistors are excluded from these measurements.

INPUT AC TEST CONDITIONS

Symbol	Parameter	Value	Units
Vih	Input HIGH Voltage	Vdd	V
Vil	InputLOWVoltage	0	V
Vth	VTH Input Timing Measurement Reference Level ⁽¹⁾		V
tr, tr	Input Signal Edge Rate ⁽²⁾	2	V/ns

NOTES:

1. A nominal 1.25V timing measurement reference level is specified to allow constant, repeatable results in an automatic test equipment (ATE) environment.

2. The input signal edge rate of 2V/ns or greater is to be maintained in the 10% to 90% range of the input waveform.

AC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE⁽⁴⁾

Symbol	Parameter	Min.	Тур.	Max	Unit
Skew Parameters		•	•	•	
tsк(o)	Same Device Output Pin-to-Pin Skew ⁽¹⁾	_	_	25	ps
tsk(p)	Pulse Skew ⁽²⁾	_	_	300	ps
tsk(pp)	Part-to-Part Skew ⁽³⁾	_	_	300	ps
Propagation Dela	y		-		-
tplh	Propagation Delay A to Qn	-	-	2	ns
t PHL					
tr	Output Rise Time (20% to 80%)	350	-	850	ps
tr	Output Fall Time (20% to 80%)	350	-	850	ps
fo	Frequency Range	_	—	200	MHz
Output Gate Enab	le/Disable Delay				
t PGE	Output Gate Enable to Qn	—	_	3.5	ns
tpgd	Output Gate Enable to Qn Driven to GL Designated Level	_	_	3	ns

NOTES:


1. Skew measured between all outputs under identical input and output transitions and load conditions on any one device.

2. Skew measured is the difference between propagation delay times tPHL and tPLH of any output under identical input and output transitions and load conditions on any one device.

3. Skew measured is the magnitude of the difference in propagation times between any outputs of two devices, given identical transitions and load conditions at identical VDD levels and temperature.

4. Guaranteed by design.

AC TIMING WAVEFORMS




Propagation and Skew Waveforms

NOTE: Pulse Skew is calculated using the following expression:

tsk(p) = | tphl - tplh |

where tPHL and tPLH are measured on the controlled edges of any one output from rising and falling edges of a single pulse. Please note that the tPHL and tPLH shown are not valid measurements for this calculation because they are not taken from the same pulse.




Gate Disable/Enable Runt Pulse Generation

NOTE:

As shown, it is possible to generate runt pulses on gate disable and enable of the outputs. It is the user's responsibility to time their Gx signals to avoid this problem.

TEST CIRCUIT AND CONDITIONS




Test Circuit for Input/Output

Symbol	Vdd = 2.5V ± 0.2V	Unit
Vth	VDD / 2	V
R1	100	Ω
R2	100	Ω
CL	15	pF

INPUT/OUTPUT TEST CONDITIONS



ORDERING INFORMATION





CORPORATE HEADQUARTERS 2975 Stender Way Santa Clara, CA 95054 *for SALES:* 800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com *for Tech Support:* logichelp@idt.com (408) 654-6459