

REPETITIVE AVALANCHE AND  $dv/dt$  RATED  
HEXFET® TRANSISTOR

**IRFE130**  
**JANTX2N6796U**  
**JANTXV2N6796U**  
**[REF:MIL-PRF-19500/557]**  
N-CHANNEL

## 100Volt, 0.18Ω, HEXFET

The leadless chip carrier (LCC) package represents the logical next step in the continual evolution of surface mount technology. The LCC provides designers the extra flexibility they need to increase circuit board density. International Rectifier has engineered the LCC package to meet the specific needs of the power market by increasing the size of the bottom source pad, thereby enhancing the thermal and electrical performance. The lid of the package is grounded to the source to reduce RF interference.

HEXFET transistors also feature all of the well-established advantages of MOSFETs, such as voltage control, very fast switching, ease of paralleling and electrical parameter temperature stability. They are well-suited for applications such as switching power supplies, motor controls, inverters, choppers, audio amplifiers and high-energy pulse circuits, and virtually any application where high reliability is required.

## Product Summary

Part Number	BV <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>
IRFE130	100V	0.18Ω	8.0A

## Features:

- Hermetically Sealed
- Simple Drive Requirements
- Ease of Paralleling
- Small footprint
- Surface Mount
- Lightweight


## Absolute Maximum Ratings

	Parameter	IRFE130, JANTX-, JANTXV-, 2N6796U	Units
ID @ VGS = 10V, TC = 25°C	Continuous Drain Current	8.0	A
ID @ VGS = 10V, TC = 100°C	Continuous Drain Current	5.0	
IDM	Pulsed Drain Current ①	32	
PD @ TC = 25°C	Max. Power Dissipation	25	W
	Linear Derating Factor	0.17	W/K ⑤
VGS	Gate-to-Source Voltage	±20	V
EAS	Single Pulse Avalanche Energy ②	134	mJ
dv/dt	Peak Diode Recovery dv/dt ③	8.3	V/ns
TJ	Operating Junction	-55 to 150	°C
TSTG	Storage Temperature Range		
	Surface Temperature	300 ( for 5 seconds)	
	Weight	0.42 (typical)	

# IRFE130, JANTX-, JANTXV-, 2N6796U Device

## Electrical Characteristics @ T<sub>j</sub> = 25°C (Unless Otherwise Specified)

	Parameter	Min	Typ	Max	Units	Test Conditions
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	100	—	—	V	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 1.0mA
ΔBV <sub>DSS</sub> /ΔT <sub>J</sub>	Temperature Coefficient of Breakdown Voltage	—	0.11	—	V/°C	Reference to 25°C, I <sub>D</sub> = 1.0mA
R <sub>DS(on)</sub>	Static Drain-to-Source On-State Resistance	—	—	0.18	Ω	V <sub>GS</sub> = 10V, I <sub>D</sub> = 5.0A ④
		—	—	0.207		V <sub>GS</sub> = 10V, I <sub>D</sub> = 8.0A
V <sub>GS(th)</sub>	Gate Threshold Voltage	2.0	—	4.0	V	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250μA
g <sub>fs</sub>	Forward Transconductance	3.0	—	—	S (r)	V <sub>DS</sub> > 15V, I <sub>DS</sub> = 5.0A ④
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	—	—	25	μA	V <sub>DS</sub> = 0.8 x Max Rating, V <sub>GS</sub> = 0V
		—	—	250		V <sub>DS</sub> = 0.8 x Max Rating V <sub>GS</sub> = 0V, T <sub>J</sub> = 125°C
I <sub>GSS</sub>	Gate-to-Source Leakage Forward	—	—	100	nA	V <sub>GS</sub> = 20 V
I <sub>GSS</sub>	Gate-to-Source Leakage Reverse	—	—	-100		V <sub>GS</sub> = -20V
Q <sub>g</sub>	Total Gate Charge	—	—	29	nC	V <sub>GS</sub> = 10V, I <sub>D</sub> = 8.0A V <sub>DS</sub> = Max Rating x 0.5
Q <sub>gs</sub>	Gate-to-Source Charge	—	—	6.5		
Q <sub>gd</sub>	Gate-to-Drain ('Miller') Charge	—	—	17		
t <sub>d(on)</sub>	Turn-On Delay Time	—	—	30	ns	V <sub>DD</sub> = 50V, I <sub>D</sub> = 8.0A, R <sub>G</sub> = 7.5Ω
t <sub>r</sub>	Rise Time	—	—	75		
t <sub>d(off)</sub>	Turn-Off Delay Time	—	—	40		
t <sub>f</sub>	Fall Time	—	—	45		
L <sub>D</sub>	Internal Drain Inductance	—	1.8	—	nH	Measured from drain pad to die .
L <sub>S</sub>	Internal Source Inductance	—	4.3	—		Measured from center of source pad to the end of source bonding wire .
C <sub>iss</sub>	Input Capacitance	—	660	—	pF	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 25 V f = 1.0MHz
C <sub>oss</sub>	Output Capacitance	—	260	—		
C <sub>rss</sub>	Reverse Transfer Capacitance	—	51	—		



## Source-Drain Diode Ratings and Characteristics


	Parameter	Min	Typ	Max	Units	Test Conditions
I <sub>S</sub>	Continuous Source Current (Body Diode)	—	—	8.0	A	Modified MOSFET symbol showing the integral reverse p-n junction rectifier.
I <sub>SM</sub>	Pulse Source Current (Body Diode) ①	—	—	32		
V <sub>SD</sub>	Diode Forward Voltage	—	—	1.5	V	T <sub>J</sub> = 25°C, I <sub>S</sub> = 8.0A, V <sub>GS</sub> = 0V ④
t <sub>rr</sub>	Reverse Recovery Time	—	—	300	ns	T <sub>J</sub> = 25°C, I <sub>F</sub> = 8.0A, di/dt ≤ 100A/μs
Q <sub>RR</sub>	Reverse Recovery Charge	—	—	970	nC	V <sub>DD</sub> ≤ 50V ④
t <sub>on</sub>	Forward Turn-On Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .				

## Thermal Resistance


	Parameter	Min	Typ	Max	Units	Test Conditions
R <sub>thJC</sub>	Junction-to-Case	—	—	5.0	K/W ⑤	Soldered to a copper clad PC board
R <sub>thJPCB</sub>	Junction-to-PC Board	—	—	19		

Details of notes ① through ⑤ are on the last page


# IRFE130, JANTX-, JANTXV-, 2N6796U Device




**Fig 1.** Typical Output Characteristics



**Fig 2.** Typical Output Characteristics




**Fig 3.** Typical Transfer Characteristics




**Fig 4.** Normalized On-Resistance Vs. Temperature


# IRFE130, JANTX-, JANTXV-, 2N6796U Device




**Fig 5.** Typical Capacitance Vs. Drain-to-Source Voltage



**Fig 6.** Typical Gate Charge Vs. Gate-to-Source Voltage




**Fig 7.** Typical Source-Drain Diode Forward Voltage




**Fig 8.** Maximum Safe Operating Area


# IRFE130, JANTX-, JANTXV-, 2N6796U Device




**Fig 9.** Maximum Drain Current Vs. Case Temperature



**Fig 10a.** Switching Time Test Circuit




**Fig 10b.** Switching Time Waveforms




**Fig 11.** Maximum Effective Transient Thermal Impedance, Junction-to-Case


# IRFE130, JANTX-, JANTXV-, 2N6796U Device




**Fig 12a.** Unclamped Inductive Test Circuit




**Fig 12b.** Unclamped Inductive Waveforms



**Fig 13a.** Basic Gate Charge Waveform





**Fig 12c.** Maximum Avalanche Energy Vs. Drain Current



**Fig 13b.** Gate Charge Test Circuit

### Peak Diode Recovery dv/dt Test Circuit



\*  $V_{GS} = 5V$  for Logic Level Devices


**Fig 14.** For N-Channel HEXFETS

# IRFE130, JANTX-, JANTXV-, 2N6796U Device

## Notes:

- ① Repetitive Rating; Pulse width limited by maximum junction temperature. Refer to current HEXFET reliability report.
- ② @  $V_{DD} = 50\text{ V}$ , Starting  $T_J = 25^\circ\text{C}$ ,  
 $EAS = [0.5 * L * (I_L^2)]$   
 Peak  $I_L = 8.0\text{ A}$ ,  $V_{GS} = 10\text{ V}$ ,  $25 \leq R_G \leq 200\Omega$
- ③  $I_{SD} \leq 8.0\text{ A}$ ,  $di/dt \leq 480\text{ A}/\mu\text{s}$ ,  
 $V_{DD} \leq BV_{DSS}$ ,  $T_J \leq 150^\circ\text{C}$   
 Suggested  $R_G = 2.35\Omega$
- ④ Pulse width  $\leq 300\ \mu\text{s}$ ; Duty Cycle  $\leq 2\%$
- ⑤  $K/W = ^\circ\text{C}/\text{W}$

## Case Outline and Dimensions — Leadless Chip Carrier (LCC) Package



International  
**IR** Rectifier

**WORLD HEADQUARTERS:** 233 Kansas St., El Segundo, California 90245, Tel: (310) 322 3331  
**EUROPEAN HEADQUARTERS:** Hurst Green, Oxted, Surrey RH8 9BB, UK Tel: ++ 44 1883 732020  
**IR CANADA:** 7321 Victoria Park Ave., Suite 201, Markham, Ontario L3R 2Z8, Tel: (905) 475 1897  
**IR GERMANY:** Saalburgstrasse 157, 61350 Bad Homburg Tel: ++ 49 6172 96590  
**IR ITALY:** Via Liguria 49, 10071 Borgaro, Torino Tel: ++ 39 11 451 0111  
**IR FAR EAST:** K&H Bldg., 2F, 30-4 Nishi-Ikebukuro 3-Chome, Toshima-Ku, Tokyo Japan 171 Tel: 81 3 3983 0086  
**IR SOUTHEAST ASIA:** 315 Outram Road, #10-02 Tan Boon Liat Building, Singapore 0316 Tel: 65 221 8371  
<http://www.irf.com/>      Data and specifications subject to change without notice.      11/97