
# INTEGRATED CIRCUITS



Product specification File under Integrated Circuits, IC06 December 1990



### 74HC/HCT242

#### FEATURES

- Inverting 3-state outputs
- 2-way asynchronous data bus communication
- Output capability: bus driver
- I<sub>CC</sub> category: MSI

### **GENERAL DESCRIPTION**

The 74HC/HCT242 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL

(LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT242 are quad bus transceivers featuring inverting 3-state bus compatible outputs in both send and receive directions.

They are designed for 4-line asynchronous 2-way data communications between data buses.

The output enable inputs ( $\overline{OE}_A$  and  $OE_B$ ) can be used to isolate the buses.

The "242" is similar to the "243" but has inverting outputs.

### QUICK REFERENCE DATA

GND = 0 V;  $T_{amb} = 25 \text{ °C}$ ;  $t_r = t_f = 6 \text{ ns}$ 

OVMDO		CONDITIONS	ТҮР			
SYMBOL	PARAMETER	CONDITIONS	НС	нст	UNIT	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay $A_n$ to $B_n$ ; $B_n$ to $A_n$	$C_{L} = 15 \text{ pF}; V_{CC} = 5 \text{ V}$	7	10	ns	
CI	input capacitance		3.5	3.5	pF	
C <sub>I/O</sub>	input/output capacitance		10	10	pF	
C <sub>PD</sub>	power dissipation capacitance per transceiver	notes 1 and 2	29	32	pF	

#### Notes

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ):

 $P_{D}$  =  $C_{PD} \times V_{CC}{}^{2} \times f_{i} + \Sigma \ (C_{L} \times V_{CC}{}^{2} \times f_{o})$  where:

 $f_i$  = input frequency in MHz

 $f_o = output frequency in MHz$ 

 $\Sigma~(C_L \times V_{CC}{}^2 \times f_o)$  = sum of outputs

 $C_L$  = output load capacitance in pF

 $V_{CC}$  = supply voltage in V


2. For HC the condition is  $V_I = GND$  to  $V_{CC}$ For HCT the condition is  $V_I = GND$  to  $V_{CC} - 1.5$  V

### **ORDERING INFORMATION**

See "74HC/HCT/HCU/HCMOS Logic Package Information".


### **PIN DESCRIPTION**

PIN NO.	SYMBOL	NAME AND FUNCTION
1	ŌĒA	output enable input (active LOW)
2, 12	n.c.	not connected
3, 4, 5, 6	$A_0$ to $A_3$	data inputs/outputs
7	GND	ground (0 V)
11, 10, 9, 8	B <sub>0</sub> to B <sub>3</sub>	data inputs/outputs
13	OEB	output enable input
14	V <sub>CC</sub>	positive supply voltage



## 74HC/HCT242

### 74HC/HCT242



### FUNCTION TABLE

IN	PUTS	INPUT	S/OUTPUTS
OEA	OEB	An	B <sub>n</sub>
L	L	inputs	$B = \overline{A}$
н	L	Z	Z
L	Н	Z	Z
Н	Н	$A = \overline{B}$	inputs

1. H = HIGH voltage level

L = LOW voltage level

Z = high impedance OFF-state

## 74HC/HCT242

### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: bus driver  $I_{CC}$  category: MSI

### AC CHARACTERISTICS FOR 74HC

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

	PARAMETER	T <sub>amb</sub> (°C)								TEST CONDITIONS	
SYMBOL		74HC									WAVEFORMS
		+25			-40 to +85		-40 to +125		UNIT	V <sub>CC</sub> (V)	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.		(•)	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay $A_n$ to $B_n$ ; $B_n$ to $A_n$		25 9 7	90 18 15		115 23 20		135 27 23	ns	2.0 4.5 6.0	Fig.5
t <sub>PZH</sub> / t <sub>PZL</sub>	$\begin{array}{l} 3\text{-state output enable time} \\ \overline{\text{OE}}_A \text{ to } A_n \text{ or } B_n; \\ \text{OE}_B \text{ to } A_n \text{ or } B_n \end{array}$		41 15 12	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Figs 6 and 7
t <sub>PHZ</sub> / t <sub>PLZ</sub>	$\begin{array}{l} \mbox{3-state output disable time} \\ \hline OE_A \mbox{ to } A_n \mbox{ or } B_n; \\ OE_B \mbox{ to } A_n \mbox{ or } B_n \end{array}$		52 19 15	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Figs 6 and 7
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		14 5 4	60 12 10		75 15 13		90 18 15	ns	2.0 4.5 6.0	Fig.5

### 74HC/HCT242

### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: bus driver  $I_{CC}$  category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT					
A <sub>n</sub>	1.10					
B <sub>n</sub>	1.10					
OEA	1.00					
OEB	1.00					


### AC CHARACTERISTICS FOR 74HCT


GND = 0 V;  $t_r = t_f = 6 \text{ ns}$ ;  $C_L = 50 \text{ pF}$ 


SYMBOL	PARAMETER	T <sub>amb</sub> (°C)								TEST CONDITIONS	
		74HCT									
		+25			-40 to +85		-40 to +125		UNIT	V <sub>CC</sub> (V)	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.			
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay A <sub>n</sub> to B <sub>n</sub> ; B <sub>n</sub> to A <sub>n</sub>		12	20		25		30	ns	4.5	Fig.5
t <sub>PZH</sub> / t <sub>PZL</sub>	$\begin{array}{l} \text{3-state output enable time} \\ \overline{\text{OE}}_{\text{A}} \text{ to } A_{\text{n}} \text{ or } B_{\text{n}}; \\ \text{OE}_{\text{B}} \text{ to } A_{\text{n}} \text{ or } B_{\text{n}} \end{array}$		16	34		43		51	ns	4.5	Figs 6 and 7
t <sub>PHZ</sub> / t <sub>PLZ</sub>	$\begin{array}{l} \textbf{3-state output disable time} \\ \overline{\text{OE}}_{A} \text{ to } A_n \text{ or } B_n; \\ \text{OE}_{B} \text{ to } A_n \text{ or } B_n \end{array}$		22	35		44		53	ns	4.5	Figs 6 and 7
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		5	12		15		18	ns	4.5	Fig.5

## 74HC/HCT242

### AC WAVEFORMS







### PACKAGE OUTLINES

See "74HC/HCT/HCU/HCMOS Logic Package Outlines".

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.