

16K x 32 CMOS DUAL-PORT STATIC RAM MODULE

IDT7M1002

FEATURES

- · High-density 512K CMOS Dual-Port RAM module
- Fast access times
 - —Commercial: 30, 35ns —Military: 40, 45ns
- Fully asynchronous read/write operation from either port
- Easy to expand data bus width to 64 bits or more using the Master/Slave function
- · Separate byte read/write signals for byte control
- On-chip port arbitration logic
- INT flag for port-to-port communication
- Full on-chip hardware support of semaphore signaling between ports
- Surface mounted fine pitch (25 mil) LCC packages allow through-hole module to fit into 121 pin PGA footprint
- Single 5V (±10%) power supply
- Inputs/outputs directly TTL-compatible

DESCRIPTION

The IDT7M1002 is a 16K x 32 high-speed CMOS Dual-Port Static RAM Module constructed on a co-fired ceramic substrate using four 16K x 8 (IDT7006) Dual-Port Static RAMs in surface-mounted LCC packages. The IDT7M1002 module is designed to be used as stand-alone 512K Dual-Port RAM or as a combination Master/Slave Dual-Port RAM for 64-bit or more word width systems. Using the IDT Master/Slave approach in such system applications results in full-speed, error-free operation without the need for additional discrete logic.

The module provides two independent ports with separate control, address, and I/O pins that permit independent and asynchronous access for reads or writes to any location in memory. System performance is enhanced by facilitating port-to-port communication via additional control signals $\overline{\text{SEM}}$ and $\overline{\text{INT}}$.

The IDT7M1002 module is packaged in a ceramic 121 pin PGA (Pin Grid Array)1.35 inches on a side. Maximum access times as fast as 30ns are available over the commercial temperature range and 40ns over the military temperature range.


All IDT military modules are constructed with semiconductor components manufactured in compliance with the latest revision of MIL-STD-883, Class B making them ideally suited to applications demanding the highest level of performance and reliability.

PIN CONFIGURATION

	1	2	3	4	5	6	7	8	9	10	11	12	13
Α	L_I/O(24)	L_I/O(26)	L_I/O(28)	L_I/O(30)	L_CS	L_ŌĒ	L_R/W(3)	R_OE	R_CS	R_I/O(30)	R_I/O(28)	R_I/O(26)	R_I/O(24)
В	L_I/O(23)	L_I/O(25)	L_I/O(27)	L_I/O(29)	L_I/O(31)	L_A(0)	L_R/W(4)	R_A(0)	R_I/O(31)	R_I/O(29)	R_I/O(27)	R_I/O(25)	R_I/O(23)
С	L_I/O(21)	L_I/O(22)	VCC	L_A(3)	L_A(2)	L_A(1)	GND	R_A(1)	R_A(2)	R_A(3)	GND	R_I/O(22)	R_I/O(21)
D	L_I/O(19)	L_I/O(20)	L_A(4)	GND							R_A(4)	R_I/O(20)	R_I/O(19)
Е	L_I/O(17)	L_I/O(18)	L_A(5)								R_A(5)	R_I/O(18)	R_I/O(17)
F	L_SEM	L_I/O(16)	L_A(6)		PGA							R_I/O(16)	R_SEM
G	L_BUSY	L_ INT	GND		TOP VIEW					GND	R_INT	R_BUSY	
Н	L_R/W(1)	L_R/W(2)	L_A(7)							R_A(7)	R_R/W (2)	R_R/W (1)	
ı	L_I/O(15)	L_I/O(14)	L_A(8)							R_A(8)	R_I/O(14)	R_I/O(15)	
J	L_I/O(13)	L_I/O(12)	L_A(9)								R_A(9)	R_I/O(12)	R_I/O(13)
K	L_I/O(11)	M/S	GND	L_A(10)	L_A(11)	L_A(12)	GND	R_A(12)	R_A(11)	R_A(10)	VCC	GND	R_I/O(11)
L	L_I/O(10)	L_I/O(8)	L_I/O(6)	L_I/O(4)	L_I/O(2)	L_A(13)	R_R/W (4)	R_A(13)	R_I/O(2)	R_I/O(4)	R_I/O(6)	R_I/O(8)	R_I/O(10)
М	L_I/O(9)	L_I/O(7)	L_I/O(5)	L_I/O(3)	L_I/O(1)	L_I/O(0)	R_R/W (3)	R_I/O(0)	R_I/O(1)	R_I/O(3)	R_I/O(5)	R_I/O(7)	R_I/O(9)

2795 drw 01

The IDT logo is a registered trademark of Integrated Device Technology Inc.



PIN NAMES 2795 drw 02

Left Port	Right Port	Description		
L_A (0-13)	R_A (0-13)	Address Inputs		
L_I/O (0-31) R_I/O (0-31)		Data Inputs/Outputs		
L_R/W (1-4)	R_R/W (1-4)	Read/Write Enables		
L_CS	R_ CS	Chip Select		
L_ OE	R_ OE	Output Enable		
L_BUSY	R_BUSY	Busy Flag		
L_INT	R_ INT	Interrupt Flag		
L_SEM	R_ SEM	Semaphore Control		
M/	S	Master/Slave Control		
Vo	C	Power		
GN	ND	Ground		

2795 tbl 01

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commerical	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
ТА	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ŷ
TSTG Storage Temperature		-55 to +125	-65 to +150	ů
Іоит	DC Output Current	50	50	mA

NOTE:

2795 tbl (

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	VCC
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

2795 tbl 03

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
VIH	Input High Voltage		1	6.0	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾	-	0.8	V

2795 tbl 04

NOTE

1. VIL \geq -3.0V for pulse width less than 20ns

DC ELECTRICAL CHARACTERISTICS

 $(Vcc = 5V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ or } 0^{\circ}C \text{ to } +70^{\circ}C)$

Symbol	Parameter	Test Conditions	Min.	Max.	Units
LI	Input Leakage (Address & Control)	Vcc = Max. Vin = GND to Vcc	_	40	μΑ
LI	Input Leakage Vcc = Max. (Data) Vin = GND to Vcc			10	μΑ
llo				10	μΑ
Vol	Vol. Output Low Vcc = Min. IoL = 4mA Voltage		_	0.4	V
Vон	Output High Voltage	VCC = Min, IOH = -4mA	2.4	_	V

2795 tbl 05

DC ELECTRICAL CHARACTERISTICS

 $(Vcc = 5V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ or } 0^{\circ}C \text{ to } +70^{\circ}C)$

			Commercial		Mili		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Units
ICC2	Dynamic Operating Current (Both Ports Active)	$Vcc = Max., \overline{CS} \le ViL, \overline{SEM} = Don't Care$ Outputs Open, f = fMAX	_	1360		1600	mA
ISB	Standby Supply Current (Both Ports Inactive)	Vcc = Max., L_ CS and R_ CS ≥ ViH Outputs Open, f = fMAX		280		340	mA
ISB1	Standby Suppy Current (One Port Inactive)	Vcc = Max., L_ CS or R_ CS ≥ ViH Outputs Open, f = fMAX	_	1000	_	1160	mA
ISB2	Full Standby Supply Current (Both Ports Inactive)	L_ $\overline{\text{CS}}$ and R_ $\overline{\text{CS}}$ \geq Vcc $-$ 0.2V VIN $>$ Vcc $-$ 0.2V or $<$ 0.2V L_ $\overline{\text{SEM}}$ and R_ $\overline{\text{SEM}}$ \geq Vcc $-$ 0.2V		60	_	120	mA

2795 tbl 06

CAPACITANCE⁽¹⁾ (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Condition	Max.	Unit
CIN (1)	Input Capacitance (CS, OE, SEM, Address)	VIN = 0V	40	pF
CIN(2)	Input Capacitance (R/W, I/O, INT)	VIN = 0V	12	pF
CIN(3)	Input Capacitance (BUSY, M/S)	VIN = 0V	45	pF
Соит	Output Capacitance (I/O)	VOUT = 0V	12	pF

NOTE:

1. This parameter is guaranteed by design but not tested.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2795 tbl 08

2795 tbl 07





Figure 1. Output Load



2795 drw 04

Figure 2. Output Load

(For tchz, tclz, tohz, tolz, twhz, tow)

AC ELECTRICAL CHARACTERISTICS

 $(VCC = 5V \pm 10\%, TA = -55^{\circ}C \text{ to } +125^{\circ}C \text{ or } 0^{\circ}C \text{ to } +70^{\circ}C)$

	·		7M100	2SxxG			7M100	2SxxGB		
		30		-35		-40		-45		
Symbol	bol Parameter			Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy										
trc	Read Cycle Time	30	_	35	_	40	_	45	_	ns
taa	Address Access Time	_	30	_	35	_	40	_	45	ns
tACS ⁽²⁾	Chip Select Access Time	_	30	_	35	_	40		45	ns
toE	Output Enable Access Time		17	_	20	_	22	1	25	ns
tон	Output Hold from Address Change		ı	3	_	3	_	3	-	ns
tLZ ⁽¹⁾	Output to Low-Z	3	1	3	_	3	_	5	_	ns
tHZ ⁽¹⁾	Output to High-Z	_	15		15	_	17	ı	20	ns
tPU ⁽¹⁾	Chip Select to Power Up Time	0	1	0	1	0	_	0	_	ns
tPD ⁽¹⁾	Chip Deselect to Power Up Time	-	50	-	50	_	50	_	50	ns
tsop	Sem. Flag Update Pulse (OE or SEM)	15		15	_	15	_	15	_	ns
Write C	ycle		-							
twc	Write Cycle Time	30	1	35	_	40	_	45	_	ns
tcw ⁽²⁾	Chip Select to End-of-Write	25		30		35	_	40	_	ns
taw	Address Valid to End-of-Write	25	1	30	_	35	_	40	_	ns
tas	Address Set-Up Time	0	_	0	_	0	_	0	_	ns
twp	Write Pulse Width	25	_	30	_	35	_	35	_	ns
twr	Write Recovery Time	0	_	0	_	0	_	0	_	ns

(Continued on next page)

2795 tbl 09

AC ELECTRICAL CHARACTERISTICS

 $(Vcc = 5V \pm 10\%, TA = 55^{\circ}C \text{ to } +125^{\circ}C \text{ or } 0^{\circ}C \text{ to } +70^{\circ}C)$


		7M1002SxxG		7M1002SxxGB						
		30)	-3	5	-4	10		45	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write Cy	Write Cycle (continued)									
tow	Data Valid to End-of-Write	22	_	25	_	25	_	25	_	ns
tDH	Data Hold Time	0	_	0	_	0	_	0	_	ns
tHZ ⁽¹⁾	Output to High-Z		15	_	15	_	17		20	ns
tow ⁽¹⁾	Output Active from End-of-Write	0	_	0	_	0		0	_	ns
tswrd	SEM Flag Write to Read Time	10	_	10	l –	10	_	10	_	ns
tsps	SEM Flag Contention Window	10	_	10	I —	10	_	10	_	ns
Busy Cy	cle-Master Mode ⁽³⁾	-								
tBAA	BUSY Access Time to Address		30	_	35	_	35	l —	35	ns
tBDA	BUSY Disable Time to Address	T —	25	_	30	_	30	_	30	ns
tBAC	BUSY Access Time to Chip Select	T —	25	_	30	_	30	_	30	ns
tBDC	BUSY Disable Time to Chip Deselect	T —	25	_	25	_	25	_	25	ns
twdd ⁽⁵⁾	Write Pulse to Data Delay	T -	55	_	60	_	65	_	70	ns
tDDD	Write Data Valid to Read Data Delay	T —	40	_	45	_	50	_	55	ns
taps ⁽⁶⁾	Arbitration Priority Set-Up Time	5	_	5	_	5	_	5	_	ns
tBDD	BUSY Disable to Valid Time		NOTE 9	_	NOTE 9	_	NOTE 9	_	NOTE 9	ns
Busy Cy	cle-Slave Mode ⁽⁴⁾	•			•					
twB ⁽⁷⁾	Write to BUSY Input	0	_	0	I —	0	_	0	_	ns
twH ⁽⁸⁾	Write Hold after BUSY	25	_	25	_	25	_	25	_	ns
twdd ⁽⁵⁾	Write Pulse to Data Delay		55	_	60	_	65	_	70	ns
Interrupt	Timing	•			•		•		•	
tas	Address Set-Up Time	0	_	0	_	0	_	0	_	ns
twr	Write Recovery Time	0	_	0	_	0	_	0	_	ns
tins	Interrupt Set Time	_	25	_	30	_	32	_	35	ns
tinr	Interrupt Reset Time	_	25	_	30		32	_	35	ns

2795 tbl 10


NOTES:

- 1. This parameter is guaranteed by design but not tested.
- 2. To access RAM, $\overline{CS} \le V_{IL}$ and $\overline{SEM} \ge V_{IH}$. To access semaphore, $\overline{CS} \ge V_{IH}$ and $\overline{SEM} \le V_{IL}$.
- 3. When the module is being used in the Master Mode (M/ $\overline{S} \ge V_{IH}$).
- 4. When the module is being used in the Slave Mode ($M/\overline{S} \le VIL$).
- 5. Port-to-Port delay through the RAM cells from the writing port to the reading port.
- 6. To ensure that the earlier of the two ports wins.
- 7. To ensure that the write cycle is inhibited during contention.
- 8. To ensure that a write cycle is completed after contention.
- 9. tBDD is a calculated parameter and is the greater of 0, tWDD tWP (actual), or tDDD tWP (actual).

TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE (1, 2, 4)




TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE (1, 3, 5)




NOTES:

- 1. R/W is HIGH for Read Cycles
- 2. Device is continuously enabled $\overline{CS} \le VIL$. This waveform cannot be used for semaphore reads.
- 3. Addresses valid prior to or coincident with $\overline{\text{CS}}$ transition LOW.
- 4. $\overline{OE} \le VIL$
- 5. To access RAM, $\overline{\text{CS}} \leq \text{V}_{\text{IL}}$ and $\overline{\text{SEM}} \geq \text{V}_{\text{IH}}$. To access semaphore, $\overline{\text{CS}} \geq \text{V}_{\text{IH}}$ and $\overline{\text{SEM}} \leq \text{V}_{\text{IL}}$.
- 6. This parameter is guaranteed by design but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (R/W CONTROLLED TIMING)(1, 2, 4)




TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1, 2, 4)



NOTES:

- 1. R/\overline{W} must be HIGH during all address transitions.
- 2. A write occurs during the overlap (twp) of a LOW $\overline{\text{CS}}$ and a LOW R/ $\overline{\text{W}}$.
- 3. two is measured from the earlier of $\overline{\text{CS}}$ or R/\overline{W} (or $\overline{\text{SEM}}$ or R/\overline{W}) going HIGH to the end of write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must be applied.
- 5. If the CS or SEM low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- 6. Timing depends on which enable signal is asserted last.
- 7. Timing depends on which enable signal is de-asserted first.
- 8. If \overline{OE} is LOW during a R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If \overline{OE} is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.


TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE, EITHER SIDE(1)



NOTE:

1. $\overline{CS} \ge VIH$ for the duration of the above timing (both write and read cycle).


TIMING WAVEFORM OF SEMAPHORE CONTENTION(1, 3, 4)



NOTES:

- 1. $DOR = DOL \le VIL$, $(L \overline{CS} = R \overline{CS}) \ge VIH$ Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
- 2. "A" may be either left or right port. "B" is the opposite port from "A".
- 3. This parameter is measured from R/WA or SEMA going HIGH to R/WB or SEMB going HIGH.
- 4. If tSPS is violated, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.


TIMING WAVEFORM OF READ WITH BUSY (M/S > VIH)(2)



NOTES:

- 1. To ensure that the earlier of the two ports wins.
- $2. \ \ \underline{(L_{_} \ \overline{CS} = R_{_} \ \overline{CS})} \leq V_{IL}$
- 3. $\overline{OE} \le V_{IL}$ for the reading port.


TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY (M/ $\overline{S} \le VIH$)(1, 2)




NOTES:

BUSY input equals HIGH for the writing port.
 (L_ CS = R_ CS) ≤ VIL


TIMING WAVEFORM OF WRITE WITH $\overline{\text{BUSY}}$ INPUT (M/ $\overline{\text{S}} \le \text{VIL}$)



TIMING WAVEFORM OF BUSY ARBITRATION (CS CONTROLLED TIMING)(1)




TIMING WAVEFORM OF BUSY ARBITRATION (CONTROLLED BY ADDRESS MATCH TIMING(1)




NOTES:

- 1. All timing is the same for the left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. If tAPS is violated, the busy signal will be asserted on one side or another but there is no guarantee on which side busy will be asserted.

TIMING WAVEFORM OF INTERRUPT CYCLE⁽¹⁾





NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. See Interrupt truth table.
- 3. Timing depends on which enable signal is asserted last.
- 4. Timing depends on which enable signal is de-asserted first.

TRUTH TABLE I: Non-Contention Read/Write Control⁽¹⁾

	Inp	uts	Outputs	Mode	
CS R/W OE SEM			1/0	Description	
Н	Х	Х	Н	High-Z	Deselected or Power Down
L	L	Х	Н	Data_In	Write
L	L H		Н	Data_OUT	Read
X	Х	Н	Х	High-Z	Outputs Disabled

NOTE: 2795 tbl 13

- 1. The conditions for non-contention are L_A (0–13) \neq R_A (0–13).
- 2. ____ denotes a LOW to HIGH waveform transition.

TRUTH TABLE II: Semaphore Read/Write Control


Inputs ⁽²⁾				Outputs	Mode
<u>cs</u>	R/₩	ŌĒ	SEM	1/0	Description
Н	Н	L	L	Data_OUT	Read Data in Semaphore Flag
Н	5	X	L	Data_IN	Write Data_IN (0, 8, 16, 24)
L	Х	Х	L		Not Allowed

2795 tbl 14

INTERRUPT/BUSY FLAGS, DEPTH & WIDTH EXPANSION, MASTER/SLAVE CONTROL, SEMAPHORES

For more details regarding Interrupt/Busy flags, depth and/or width expansion, master/slave control, or semaphore operations, please consult the IDT7006 data sheet.

PACKAGE DIMENSIONS



ORDERING INFORMATION

