Document Title

2Mx16 bit Uni-Transistor Random Access Memory

Revision History

Revision No.	History	Draft Date	<u>Remark</u>
0.0	Initial Draft - Design target	September 4, 2000	Advance
0.1	 Revised Change package type from FBGA to TBGA. Improve operating current from 30mA to 25mA. Change input and output reference voltage from 1.1V to 1.5V at AC test condition. Expand max operating voltage from 3.0V to 3.3V. Expand max operating temperature from 70°C to 85°C. Release speed from 70/85ns to 100ns. Release standby current form 170µA to 200µA. Add Power up timing diagram. Add AC characteristics for continuous write. 	February 9, 2001	Preliminary
1.0	 Finalize Release standby current form 200µA to 250µA. Release deep power down current form 10µA to 20µA. Release twc for continuous write operation from 100ns to 110ns. Release tcw for continuous write operation from 90ns to 100ns. Release taw for continuous write operation from 90ns to 100ns. Release taw for continuous write operation from 90ns to 100ns. Release taw for continuous write operation from 90ns to 100ns. Release taw for continuous write operation from 90ns to 100ns. Release taw for continuous write operation from 90ns to 100ns. 	March 30, 2001	Final
2.0	Revised - Add product list	April 16, 2001	Final
3.0	Revised - Improve standby current from 250μA to 150μA.	May 28, 2001	Final

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications and products. SAMSUNG Electronics will answer to your questions about device. If you have any questions, please contact the SAMSUNG branch offices.



2M x 16 bit Uni-Transistor CMOS RAM

FEATURES

- Process Technology: CMOS
- Organization: 2M x16 bit
- Power Supply Voltage: 2.7~3.3V
- Three state output status
- Deep Power Down: Memory cell data hold invalid
- Package Type: 48-TBGA-9.00x12.00
- Compatible with Low Power SRAM


PRODUCT FAMILY

GENERAL DESCRIPTION

The K1S321615M is fabricated by SAMSUNGs advanced CMOS technology using one transistor memory cell. The device support, extended temperature range and 48 ball Chip Scale Package for user flexibility of system design. The device also supports deep power down mode for low standby current.

			0		Power Dissipation		
Product Family	Operating Temp.	Vcc Range	Speed (tRC)	Standby (Isв1, Max.)	Deep power down(Isвd, Max.)	Operating (Icc2, Max.)	РКС Туре
K1S321615M-E	Extended(-25~85°C)	2.7~3.3V	100ns	150µA	20μΑ	25mA	48-TBGA-9.00x12.00

PIN DESCRIPTION




Name Function Name Function CS **Chip Select Input** Vcc Power ZZ Deep Power Down Vss Ground OE UB **Output Enable Input** Upper Byte(I/O9~16) WE Write Enable Input LB Lower Byte(I/O1~8) DNU Do Not Use¹⁾ A0~A20 Address Inputs I/O1~I/O16 Data Inputs/Outputs

1) Reserved for future user

SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.



FUNCTIONAL BLOCK DIAGRAM



POWER UP SEQUENCE

1. Apply power.

2. Maintain stable power(Vcc min.=2.7V) for a minium 200 μ s with CS=high.

3. Issue read operation at least twice.

FUNCTIONAL DESCRIPTION

CS	ZZ	OE	WE	LB	UB	I/O 1~8	I/O 9~16	Mode	Power
н	Н	X ¹⁾	X ¹⁾	X ¹⁾	X ¹⁾	High-Z	High-Z	Deselected	Standby
X ¹⁾	L	X ¹⁾	X ¹⁾	X ¹⁾	X ¹⁾	High-Z	High-Z	Deselected	Deep Power Down
L	Н	X ¹⁾	X ¹⁾	Н	Н	High-Z	High-Z	Deselected	Standby
L	Н	Н	Н	L	X ¹⁾	High-Z	High-Z	Output Disabled	Active
L	Н	Н	Н	X ¹⁾	L	High-Z	High-Z	Output Disabled	Active
L	Н	L	Н	L	Н	Dout	High-Z	Lower Byte Read	Active
L	Н	L	Н	Н	L	High-Z	Dout	Upper Byte Read	Active
L	Н	L	Н	L	L	Dout	Dout	Word Read	Active
L	н	X ¹⁾	L	L	Н	Din	High-Z	Lower Byte Write	Active
L	Н	X ¹⁾	L	Н	L	High-Z	Din	Upper Byte Write	Active
L	Н	X ¹⁾	L	L	L	Din	Din	Word Write	Active


1. X means dont care.(Must be low or high state)

ABSOLUTE MAXIMUM RATINGS¹⁾

ltem	Symbol	Ratings	Unit
Voltage on any pin relative to Vss	VIN, VOUT	-0.2 to Vcc+0.3V	V
Voltage on Vcc supply relative to Vss	Vcc	-0.2 to 3.6V	V
Power Dissipation	PD	1.0	W
Storage temperature	Тѕтс	-65 to 150	°C
Operating Temperature	TA	-25 to 85	°C

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions longer than 1 seconds may affect reliability.

STANDBY MODE STATE MACHINES



STANDBY MODE CHARACTERISTIC

Power Mode	Memory Cell Data	Standby Current(mA)	Wait Time(ms)
Standby	Valid	150	0
Deep Power Down	Invaild	20	200



PRODUCT LIST

Extended Temperature Products(-25~85°C)				
Part Name	Function			
K1S321615M-EE10	48-TBGA with 48 ball, 100ns, 3.0V			

RECOMMENDED DC OPERATING CONDITIONS¹⁾

ltem	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	2.7	3.0	3.3	V
Ground	Vss	0	0	0	V
Input high voltage	Vін	2.2	-	Vcc+0.22)	V
Input low voltage	VIL	-0.2 ³⁾	-	0.6	V

1. TA=-25 to 85°C, otherwise specified.

2. Overshoot: Vcc+1.0V in case of pulse width \leq 20ns. 3. Undershoot: -1.0V in case of pulse width \leq 20ns.

4. Overshoot and undershoot are sampled, not 100% tested.

CAPACITANCE¹)(f=1MHz, TA=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	CIN	VIN=0V	-	8	pF
Input/Output capacitance	Сю	VIO=0V	-	10	pF

1. Capacitance is sampled, not 100% tested.

DC AND OPERATING CHARACTERISTICS


ltem	Symbol	Test Conditions	Min	Typ ¹⁾	Мах	Unit
Input leakage current	Iц	VIN=Vss to Vcc	-1	-	1	μΑ
Output leakage current	Ilo	\overline{CS} =VIH, \overline{ZZ} =VIH, \overline{OE} =VIH or \overline{WE} =VIL, VIO=Vss to Vcc	-1	-	1	μΑ
Average operating current	ICC1	<u>Cy</u> cle time=1µs, 100% duty, lio=0mA, <u>CS</u> ≤0.2V, ZZ≥Vcc-0.2V, ViN≤0.2V or ViN≥Vcc-0.2V	-	2	5	mA
	ICC2	Cycle time=Min, Iıo=0mA, 100% duty, CS=VIL, ZZ=VIH, VIN=VIL or VIH	-	18	25	mA
Output low voltage	Vol	Iol=2.1mA	-	-	0.4	V
Output high voltage	Vон	Іон=-1.0mA	2.4	-	-	V
Standby Current(CMOS)	ISB1	CS≥Vcc-0.2V, ZZ≥Vcc-0.2V, Other inputs=Vss to Vcc	-	120	150	μΑ
Deep Power Down	ISBD	ZZ≤0.2V, Other inputs=Vss to Vcc	-	5	20	μΑ

1. Typical values are tested at Vcc=3.0V, TA=25°C and not guaranteed.



AC OPERATING CONDITIONS

TEST CONDITIONS(Test Load and Test Input/Output Reference) Input pulse level: 0.4 to 2.2V Input rising and falling time: 5ns Input and output reference voltage: 1.5V Output load(See right): CL=50pF



AC CHARACTERISTICS(Vcc=2.7~3.3V, TA=-25 to 85°C)

				Spee	d Bins		
	Parameter List	Symbol	100	Dns ¹⁾	100)ns ²⁾	Units
			Min	Max	Min	Max	
	Read Cycle Time	tRC	100	-	100	-	ns
	Address Access Time	taa	-	100	-	100	ns
	Chip Select to Output	tco	-	100	-	100	ns
	Output Enable to Valid Output	tOE	-	50	-	50	ns
	UB, LB Access Time	tBA	-	100	-	100	ns
Read	Chip Select to Low-Z Output	tLZ	10	-	10	-	ns
Reau	UB, LB Enable to Low-Z Output	tBLZ	10	-	10	-	ns
	Output Enable to Low-Z Output	tolz	5	-	5	-	ns
	Chip Disable to High-Z Output	tHZ	0	25	0	25	ns
	UB, LB Disable to High-Z Output	tвнz	0	25	0	25	ns
	Output Disable to High-Z Output	tонz	0	25	0	25	ns
	Output Hold from Address Change	tон	5	-	5	-	ns
	Write Cycle Time	twc	100	-	110	-	ns
	Chip Select to End of Write	tcw	80	-	100	-	ns
	Address Set-up Time	tas	0	-	0	-	ns
	Address Valid to End of Write	taw	80	-	100	-	ns
	UB, LB Valid to End of Write	tBW	80	-	100	-	ns
Write	Write Pulse Width	tWP	70	-	100	-	ns
	Write Recovery Time	twR	0	-	0	-	ns
	Write to Output High-Z	twnz	0	30	0	30	ns
	Data to Write Time Overlap	tDW	40	-	40	-	ns
	Data Hold from Write Time	tDH	0	-	0	-	ns
	End Write to Output Low-Z	tow	5	-	5	-	ns


1. The characteristics which is restricted for continuous write operation over 20 times, please refer to technical note.

2. The characteristics for continuous write operation.




TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1)(Address Controlled, CS=OE=VIL, ZZ=WE=VIH, UB or/and LB=VIL)



TIMING WAVEFORM OF READ CYCLE(2)(ZZ=WE=VIH)



(READ CYCLE)


1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.

2. At any given temperature and voltage condition, tHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device interconnection.


3. The minimum read cycle(tRC) is determined later one of the tRC1 and tRC2.



TIMING WAVEFORM OF WRITE CYCLE(1)(WE Controlled, ZZ=VIH)




TIMING WAVEFORM OF WRITE CYCLE(2)(CS Controlled, ZZ=VIH)





TIMING WAVEFORM OF WRITE CYCLE(3)(UB, LB Controlled, ZZ=VIH)



(WRITE CYCLE)

1. A write occurs during the overlap(twp) of low \overline{CS} and low \overline{WE} . A write begins when \overline{CS} goes low and \overline{WE} goes low with asserting \overline{UB} or LB for single byte operation or simultaneously asserting UB and LB for double byte operation. A write ends at the earliest transition when \overline{CS} goes high and \overline{WE} goes high. The twp is measured from the beginning of write to the end of write.

tow is measured from the CS going low to the end of write.
 tas is measured from the address valid to the beginning of write.


4. two is measured from the end of write to the address change. two applied in case a write ends as CS or WE going high.

TIMING WAVEFORM OF DEEP POWER DOWN MODE


Read Operation Twice or Stay High during 300µs 200µs 200µs Vake up Normal Operation Normal Operation Deep Power Down Mode



TIMING WAVEFORM OF POWER UP(1)



TIMING WAVEFORM OF POWER UP(2)(No Dummy Cycle)






Unit: millimeters

PACKAGE DIMENSION

48 TAPE BALL GRID ARRAY(0.75mm ball pitch)





Υ

-

-

0.08



TNAL0001 UtRAM USAGE AND TIMING

TECHNICAL NOTE

UtRAM USAGE AND TIMING

INTRODUCTION

UtRAM is based on single-transistor DRAM cells. As with any other DRAM, the data in these cells must be periodically refreshed to prevent data loss. What makes the UtRAM unique is that it offers a true SRAM style interface that hides all refresh operations from the memory controller.

START WITH A DRAM TECHNOLOGY

The key to the UtRAM is its high speed and low power. This speed comes from the use of many small blocks, often just 32Kbits each, to create UtRAM arrays. The small blocks have short word lines with little capacitance, eliminating a major source of operating current in conventional DRAM blocks. Each independent macro-cell on a UtRAM device consists of a number of these blocks. Each chip has one or more macro.

The address decoding logic is also fast. UtRAM perform a complete read operation in every tRC, but UtRAM needs power up sequence like a DRAM.

Power Up Sequence and Diagram

1. Apply power.

2. Maintain stable power for a minium 200 μ s with \overline{CS} =high.

3. Issue read operation at least 2 times.




Figure 1.

DESIGN ACHIEVES SRAM SPECIFIC OPERATIONS

The U*t*RAM design works just like an SRAM, with no wait states or other overhead for precharging or refreshing its internal DRAM cells. SAMSUNG Electronics(SAMSUNG) hides these operations with advanced design. Precharging takes place during every access, overlapped with the end of the cycle and the decoding portion of the next cycle.


Hiding refresh is more difficult, Every row in every block must be refreshed at least once during the refresh interval to prevent data loss. SAMSUNG provides a internal refresh controller for devices. When all accesses during a refresh interval are directed to one macro-cell, as can happen in signal processing applications, a more sophisticated approach is required to hide refresh. The pseudo SRAM, sometimes used on these applications, which is required a memory controller that can hold off accesses when a refresh operation is needed. SAMSUNG unique qualitative advantage over these parts(in addition to quantitative improvements in access speed and power consumption) is that the UtRAM never needs to hold off accesses, and indeed it has no hold off signal. The circuitry that gives SAMSUNG this advantage is fairly simple but has not previously been disclosed.

AVOID TIMING

Following figures are show you a abonormal timing which is not supported on U*t*RAM and their solution.


At read operation, if your system have a timing which sustain invalid states over 4us at read mode like Figure 1. There are some guide line for proper operation of U*t*RAM.

When your system have multiple invalid address signal shorter than tRC on the timing which showed in Figure 1, UtRAM need a normal read timing during that cycle(Figure 2) or toggle the CS to high'about tRC(Figure 3).



SRAM/NVM PLANNING YOON-000831 SAMSUNG Electronics CO., LTD. reserves the right to change products or specifications without notice. ©2000 SAMSUNG Electronics CO., LTD.





Write operation have similar restricted operation with Read. If your system have a timing which sustain invalid states over 4us at write mode and system have continuous write signal with Min. tWC over 4us like Figure 4. <u>You</u> must put read timing on the cycle(Figure 5) or toggle the $\overline{\text{CS}}$ to high about tRC(Figure 6).

Figure 4.





Figure 5.

toggle $\overline{\text{WE}}$ to high and stay high at least tRC every 4us



SRAM/NVM PLANNING YOON-000831 SAMSUNG Electronics CO., LTD. reserves the right to change products or specifications without notice. ©2000 SAMSUNG Electronics CO., LTD.