

LOW-VOLTAGE 12-BIT 1:2 MUX / DEMUX BUS SWITCH WITH INTERNAL PULL DOWN RESISTORS

1

IDT74CBTLVR16292 PRELIMINARY


FEATURES:

- Isolation Under Power-Off Conditions
- · Make-before-break feature
- Over-voltage tolerant
- Internal 500 Ω pull-down resistor to GND
- Both A and B ports have 25Ω series dampening resistors
- Latch-up performance exceeds 100mA
- Vcc = 2.3V 3.6V, normal range
- ESD >2000V per MIL-STD-883, Method 3015; >200V using machine model (C = 200pF, R = 0)
- · Available in SSOP, TSSOP, and TVSOP packages

APPLICATIONS:

- 3.3V High Speed Bus Switching and Bus Isolation
- Resource sharing

FUNCTIONAL BLOCK DIAGRAM




The IDT logo is a registered trademark of Integrated Device Technology, Inc. INDUSTRIAL TEMPERATURE RANGE

DESCRIPTION:

The CBTLVR16292 is a single 12-bit multiplexing / demultiplexing bus switch, which provides high speed switching. Both A and B ports have 25Ω series dampening resistors to minimize undershoot, reflection noise, and charge sharing effects. The demultiplexer side has a 500Ω resistor termination to GND to eliminate floating nodes.

When the select (S) input is low, the A port is connected to the B1 port, and the R pulldown is connected to the B2 port. Similarly, when the S input is high, A port is connected to B2 port and the R pulldown is connected to B1 port.

SIMPLIFIED SCHEMATIC, EACH SWITCH



AUGUST 2002

PINCONFIGURATION

			م ر			
S	Г	1	Ū	56	þ	NC
1A		2		55	þ	NC
NC	Γ	3		54	Þ	1B1
2A		4		53	Þ	1B2
NC		5		52	þ	2B1
ЗA	Γ	6		51	þ	2B2
NC		7		50	þ	3B1
GND		8		49	þ	GND
4A		9		48	þ	3B2
NC		10		47	þ	4B1
5A		11		46	Þ	4B2
NC		12		45		5B1
6A		13		44	Þ	5B2
NC		14		43	Þ	6B1
7A		15		42	þ	6B2
NC		16		41	Þ	7B1
Vcc		17		40		7B2
8A		18		39	Þ	8B1
GND		19		38		GND
NC		20		37	Þ	8B2
9A		21		36	Þ	9B1
NC		22		35	Þ	9B2
10A		23		34	Þ	10B1
NC		24		33	þ	10B2
11A		25		32	Þ	11B1
NC	Π	26		31	þ	11B2
12A	Γ	27		30	þ	12B1
NC	Г	28		29	þ	12B2

SSOP/ TSSOP/ TVSOP TOP VIEW

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max.	Unit
Vcc	Supply Voltage Range	-0.5 to 4.6	V
Vi	Input Voltage Range	-0.5 to 4.6	V
	Continuous Channel Current	128	mA
Ік	Input Clamp Current, VI/o < 0	-50	mA
Tstg	Storage Temperature Range	-65 to +150	°C

NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

PIN DESCRIPTION

Pin Names	Description	
S	SelectInput	
хАх	Port A Inputs or Outputs	
хВх	Port B Inputs or Outputs	

FUNCTION TABLE⁽¹⁾

Input	
S	Operation
L	A Port = B1 Port
	RPULLDOWN = B2 Port
Н	A Port = B2 Port
	RPULLDOWN = B1 Port

NOTE:

1. H = HIGH Voltage Level L = LOW Voltage Level

L = LOW Voltage Level

OPERATING CHARACTERISTICS⁽¹⁾

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vcc	Supply Voltage	2.3	3.6	V	
Vін	High-Level Control Input Voltage Vcc = 2.3V to 2.7V		1.7	—	V
		Vcc = 2.7V to 3.6V	2	—	
Vil	Low-Level Control Input Voltage	Vcc = 2.3V to 2.7V	—	0.7	V
		Vcc = 2.7V to 3.6V	—	0.8	
TA	Operating Free-Air Temperature		-40	+85	°C

NOTE:

1. All unused control inputs of the device must be held at Vcc or GND to ensure proper device operation.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: Operating Condition: $TA = -40^{\circ}C \text{ to } +85^{\circ}C$

Symbol	Parameter	Test Conditions		Min.	Тур. ⁽¹⁾	Max.	Unit
νικ	Control Inputs, Data I/O	Vcc = 3V, II = -18mA		_	_	-1.2	V
lı	Control Inputs	Vcc = 3.6V, VI = Vcc or GN	D	_	—	±1	μA
IOFF		Vcc = 0V, VI or Vo = 0V or	Vcc = 0V, VI or Vo = 0V or 3.6V		—	10	μA
lcc		VCC = 3.6V, IO = 0, VI = VC	c or GND	_	—	10	μA
$\Delta ICC^{(2)}$	Control Inputs	Vcc = 3.6V, one input at 3V,	Vcc = 3.6V, one input at 3V, other inputs at Vcc or GND		—	300	μA
Сі	Control Inputs	VI = 3.3V or 0		_	3.5	_	pF
CIO(OFF)	A port or B port	Vo = 3.3V or 0		_	23	_	pF
	Max. at Vcc = 2.3V	VI = 0	Io = 64mA	_	30	47	
	Typ. at Vcc = 2.5V		lo = 24mA	_	30	47]
Ron ⁽³⁾		VI = 1.7V	lo = 15mA	_	36	80	Ω
		VI = 0	Io = 64mA	_	30	42]
	Vcc = 3V		lo = 24mA	_	30	42	
		VI = 2.4V	lo = 15mA	_	32	47	1

NOTES:

1. Typical values are at 3.3V, +25°C ambient.

2. The increase in supply current is attributable to each input that is at the specified voltage level rather than Vcc or GND.

3. This is measured by the voltage drop between the A and B terminals at the indicated current through the switch.

SWITCHINGCHARACTERISTICS

		Vcc = 2.	5V ± 0.2V	Vcc = 3.3	SV ± 0.3V	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
tPD ⁽¹⁾	Propagation Delay	-	0.9	_	1.5	ns
	A to B or B to A					
tPD ⁽²⁾	Propagation Delay	3.2	8.5	3.2	8	ns
	S to A					
ten	Output Enable Time	1	6.5	1	5.8	ns
	S to B					
tdis	Output Disable Time	1	5.3	1	4.6	ns
	S to B					
tмв/в ^(3,4)	Make-Before-Break Time	0	2	0	2	ns

NOTES:

1. The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance when driven by an ideal voltage source (zero output impedance).

3. The make-before-break time is the duration between the make and break, during transition from one selected port to another.


4. This parameter is guaranteed by design but not production tested.

^{2.} The condition to measure this propagation delay is by observing the change of voltage on the A port introduced by static fields equal to 3V or 0V for 3.3V±0.3V or Vcc or 0 for 2.5V±0.2V on B1 and B2 ports to get the required transition.


TEST CIRCUITS AND WAVEFORMS

TEST CONDITIONS

Symbol	Vcc ⁽¹⁾ =3.3V±0.3V	Vcc ⁽²⁾ =2.5V±0.2V	Unit
VLOAD	6	2 x Vcc	V
Vih	3	Vcc	V
Vτ	1.5	Vcc/2	V
Vlz	300	150	mV
Vhz	300	150	mV
CL	50	30	pF



Propagation Delay



Test Circuits for All Outputs

DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.


NOTES:

1. Pulse Generator for All Pulses: Rate \leq 10MHz; tF \leq 2.5ns; tR \leq 2.5ns.

2. Pulse Generator for All Pulses: Rate \leq 10MHz; tF \leq 2ns; tR \leq 2ns.

SWITCH POSITION

Test	Switch
tplz/tpzl	VLOAD
tрнz/tрzн	GND
tpd	Open




NOTES:

- 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- Disable Low waveform applies to outputs that are LOW, except when disabled by the output control S.

Enable and Disable Times

ORDERING INFORMATION





CORPORATE HEADQUARTERS 2975 Stender Way Santa Clara, CA 95054 *for SALES:* 800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com *for Tech Support:* logichelp@idt.com (408) 654-6459