# $16 \times 16$-Bit CMOS Parallel Multiplier Accumulator 

## Features

- $16 \times 16$-Bit Parallel Multiplication with Accumulation to a 35 -Bit Result
- High-Speed (45ns) Multiply Accumulate Time
- Low Power CMOS Operation
- ICCsB $=500 \mu \mathrm{~A}$ Maximum
- ICCOP $=7.0 \mathrm{~mA}$ Maximum at 1.0 MHz
- HMA510 is Compatible with the CY7C510 and the IDT7210
- Supports Two's Complement or Unsigned Magnitude Operations
- TTL Compatible Inputs/Outputs
- Three-State Outputs


## Ordering Information

| PART NUMBER | TEMP. RANGE <br> $\left({ }^{\circ} \mathbf{C}\right)$ | PACKAGE | PKG. <br> NO. |
| :--- | :---: | :--- | :--- |
| HMA510JC-45 | 0 to 70 | 68 Ld PLCC | N68.95 |
| HMA510JC-55 | 0 to 70 | 68 Ld PLCC | N68.95 |
| HMA510GC-55 | 0 to 70 | 68 Ld CPGA | G68.B |

## Description

The HMA510 is a high speed, low power CMOS $16 \times 16$-bit parallel multiplier accumulator capable of operating at 45 ns clocked multiply-accumulate cycles. The 16-bit X and Y operands may be specified as either two's complement or unsigned magnitude format. Additional inputs are provided for the accumulator functions which include: loading the accumulator with the current product, adding or subtracting the accumulator contents and the current product, and preloading the Accumulator Registers from the external inputs.

All inputs and outputs are registered. The registers are all positive edge triggered, and are latched on the rising edge of the associated clock signal. The 35-bit Accumulator Output Register is broken into three parts. The 16-bit least significant product (LSP), the 16 -bit most significant product (MSP), and the 3-bit extended product (XTP) Registers. The XTP and MSP Registers have dedicated output ports, while the LSP Register shares the Y-inputs in a multiplexed fashion. The entire 35-bit Accumulator Output Register may be preloaded at any time through the use of the bidirectional output ports and the preloaded control.

## Block Diagram



## Pinouts



68 LEAD CPGA TOP VIEW


## Pin Descriptions

| NAME | PLCC PIN NUMBER | TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | 17-20 |  | The +5 V power supply pins. $0.1 \mu \mathrm{~F}$ capacitors between the $\mathrm{V}_{\mathrm{CC}}$ and GND pins are recommended. |
| GND | 53, 54 |  | The device ground. |
| X0-X15 | 1-10, 63-68 | 1 | X-Input Data. These 16 data inputs provide the multiplicand which may be in two's complement or unsigned magnitude format. |
| $\begin{aligned} & \text { Y0-Y15/ } \\ & \text { P0-P15 } \end{aligned}$ | 45-52, 55-62 | 1/O | Y-Input/LSP Output Data. This 16 -bit port is used to provide the multiplier which may be in two's complement or unsigned magnitude format. It may also be used for output of the Least Significant Product (P0-P15) or for preloading the LSP Register. |
| P16-P3 | 29-44 | 1/O | MSP Output Data. This 16 -bit port is used to provide the Most Significant Product Output (P16-P31). It may also be used to preload the MSP Register. |
| P32-P34 | 26-28 | 1/O | XTP Output Data. This 3-bit port is used to provide the Extended Product Output (P32P34). It may also be used to preload the XTP Register. |
| TC | 21 | 1 | Two's Complement Control. Input data is interpreted as two's complement when this control is HIGH. A LOW indicates the data is to be interpreted as unsigned magnitude format. This control is latched on the rising edge of CLKX or CLKY. |
| ACC | 14 | 1 | Accumulate Control. When this control is HIGH, the Accumulator Output Register contents are added to or subtracted from the current product, and the result is stored back into the accumulator Output Register. <br> When LOW, the product is loaded into the accumulator Output Register overwriting the current contents. This control is also latched on the rising edge of CLKX or CLKY. |
| SUB | 13 | I | Subtract Control. When both SUB and ACC are HIGH, the Accumulator Register contents are subtracted from the current product. When ACC is HIGH and SUB is LOW, the Accumulator Register contents and the current product are summed. The SUB control input is latched on the rising edge of CLKX or CLKY. |
| RND | 12 | 1 | Round Control. When this control is HIGH, a one is added to the most significant bit of the LSP. When LOW, the product is unchanged. |
| PREL | 23 | I | Preload Control. When this control is HIGH, the three bidirectional ports may be used to preload the Accumulator Registers. The three-state controls ( $\overline{\mathrm{OEX}}, \overline{\mathrm{OEM}}, \overline{\mathrm{OEL}}$ ) must be HIGH, and the data will be preloaded on the rising edge of CLKP. When this control is LOW, the Accumulator Registers function in a normal manner. |
| $\overline{O E L}$ | 11 | I | Y-Input/LSP Output Port Three-State Control. When OEL is HIGH, the output drivers are in the high impedance state. This state is required for Y -data input or preloading the LSP Register. When OEL is LOW, the port is enabled for LSP output. |
| $\overline{\text { OEM }}$ | 24 | I | MSP Output Port Three-State Control. A LOW on this control line enables the port for output. When OEM is HIGH, the output drivers are in the high impedance state. This control must be HIGH for preloading the MSP Register. |
| OEX | 22 | I | XTP Output Port Three-State Control. A LOW on this control line enables the port for output. When $\overline{\mathrm{OEX}}$ is HIGH, the output drivers are in the high impedance state. This control must be HIGH for preloading the XTP Register. |
| CLKX | 15 | I | X-Register Clock. The rising edge of this clock latches the X-Data Input Register along with the TC, ACC, SUB and RND inputs. |
| CLKY | 16 | I | Y-Register Clock. The rising edge of this clock latches the Y-Data Input Register along with the TC, ACC, SUB and RND inputs. |
| CLKP | 25 | 1 | Product Register Clock. The rising edge of CLKP latches the LSP, MSP and XTP Registers. If the preload control is active, the data on the I/O ports is loaded into these registers. If preload is not active, the accumulated product is loaded into the registers. |

## Functional Description

The HMA510 is a high speed $16 \times 16$-bit multiplier accumulator (MAC). It consists of a 16-bit parallel multiplier follower by a 35-bit accumulator. All inputs and outputs are registered and are latched on the rising edge of the associated clock signal. The HMA510 is divided into four sections: the input section, the multiplier array, the accumulator and the output/preload section.

The input section has two 16-bit Operand Input Registers for the $X$ and $Y$ operands which are latched on the rising edge of CLKX and CLKY respectively. A four bit Control Register (TC, RND, ACC, SUB) is also included and is latched from either of the input clock signals.
The $16 \times 16$ multiplier array produces the 32 -bit product of the input operands. Two's complement or unsigned magnitude operation can be selected by the use of the TC control. The 32-bit result may also be rounded through the use of the RND control. In this case, a ' 1 ' is added to the MSB of the LSP (bit P15). The 32 -bit product is zero-filled or signextended as appropriate and passed as a 35-bit number to the accumulator section.
The accumulator functions are controlled by the ACC, SUB and PREL control inputs. Four functions may be selected: the accumulator may be loaded with the current product; the product may be added to the accumulator contents; the accumulator contents may be subtracted from the current product; or the accumulator may be loaded from the bidirectional ports. The Accumulator Registers are updated at the rising edge of the CLKP signal.

The output/preload section contains the Accumulator/Output Register and the bidirectional ports. This section is controlled by the signals PREL, $\overline{O E X}, \overline{\mathrm{OEM}}$ and $\overline{\mathrm{OEL}}$. When PREL is high, the output buffers are in a high impedance state. When one of the controls $\overline{\mathrm{OEX}}, \overline{\mathrm{OEM}}$ or $\overline{\mathrm{OEL}}$ are also high, data present at the outputs will be preloaded into the associated register on the rising edge of CLKP. When PREL is low, the signals $\overline{O E X}, \overline{O E M}$ and $\overline{O E L}$ are enable controls for their respective three-state output ports.

TABLE 1. PRELOAD FUNCTION TABLE

|  |  |  |  | OUTPUT REGISTERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PREL | $\overline{\text { OEX }}$ | OEM | $\overline{\text { OEL }}$ | XTP | MSP | LSP |
| 0 | 0 | 0 | 0 | $Q$ | $Q$ | Q |
| 0 | 0 | 0 | 1 | $Q$ | $Q$ | $Z$ |
| 0 | 0 | 1 | 0 | $Q$ | $Z$ | $Q$ |
| 0 | 0 | 1 | 1 | $Q$ | $Z$ | $Z$ |
| 0 | 1 | 0 | 0 | $Z$ | $Q$ | $Q$ |
| 0 | 1 | 0 | 1 | $Z$ | $Q$ | $Z$ |
| 0 | 1 | 1 | 0 | $Z$ | $Z$ | $Q$ |
| 0 | 1 | 1 | 1 | $Z$ | $Z$ | $Z$ |
| 1 | 0 | 0 | 0 | $Z$ | $Z$ | $Z$ |
| 1 | 0 | 0 | 1 | $Z$ | $Z$ | $P L$ |
| 1 | 0 | 1 | 0 | $Z$ | $P L$ | $Z$ |
| 1 | 0 | 1 | 1 | $Z$ | $P L$ | $P L$ |
| 1 | 1 | 0 | 0 | $P L$ | $Z$ | $Z$ |
| 1 | 1 | 0 | 1 | $P L$ | $Z$ | $P L$ |
| 1 | 1 | 1 | 0 | $P L$ | $P L$ | $Z$ |
| 1 | 1 | 1 | 1 | $P L$ | $P L$ | $P L$ |

Z = Output Buffers at High Impedance (Disabled).
Q = Output Buffers at LOW Impedance. Contents of Output Register Available Through Output Ports.
PL = Output disabled. Preload data supplied to the output pins will be loaded into the register at the rising edge of CLKP.

TABLE 2. ACCUMULATOR FUNCTION TABLE

| PREL | ACC | SUB | P | OPERATION |
| :---: | :---: | :---: | :---: | :--- |
| L | L | X | Q | Load |
| L | H | L | Q | Add |
| L | H | H | Q | Subtract |
| H | X | X | PL | Preload |

## Input Formats



FIGURE 1. FRACTIONAL TWO's COMPLEMENT INPUT


FIGURE 2. INTEGER TWO'S COMPLEMENT INPUT


FIGURE 3. UNSIGNED FRACTIONAL INPUT


FIGURE 4. UNSIGNED INTEGER INPUT

## Output Formats

 (SIGN)


| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $2^{-15}$ | $2^{-14}$ | $2^{-13}$ | $2^{-12}$ | $2^{-11}$ | $2^{-10}$ | $2^{-9}$ | $2^{-8}$ | $2^{-7}$ | $2^{-6}$ | $2^{-5}$ | $2^{-4}$ | $2^{-3}$ | $2^{-2}$ | $2^{-1}$ | $-2^{0}$ |

FIGURE 5. TWO'S COMPLEMENT FRACTIONAL OUTPUT

| XTP |  |  |
| :---: | :---: | :---: |
| 34 | 33 | 32 |
| $-2^{34}$ | $2^{33}$ | $2^{32}$ |


| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $2^{31}$ | $2^{30}$ | $2^{29}$ | $2^{28}$ | $2^{27}$ | $2^{26}$ | $2^{25}$ | $2^{24}$ | $2^{23}$ | $2^{22}$ | $2^{21}$ | $2^{20}$ | $2^{19}$ | $2^{18}$ | $2^{17}$ | $2^{16}$ |


| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $2^{15}$ | $2^{14}$ | $2^{13}$ | $2^{12}$ | $2^{11}$ | $2^{10}$ | $2^{9}$ | $2^{8}$ | $2^{7}$ | $2^{6}$ | $2^{5}$ | $2^{4}$ | $2^{3}$ | $2^{2}$ | $2^{1}$ | $2^{0}$ | (SIGN)

FIGURE 6. TWO'S COMPLEMENT INTEGER OUTPUT

| XTP |  |  |
| :---: | :---: | :---: |
| 34 | 33 | 32 |
| $2^{2}$ | $2^{1}$ | $2^{0}$ |


| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $2^{-1} 2^{-2}$ | $2^{-3}$ | $2^{-4}$ | $2^{-5}$ | $2^{-6}$ | $2^{-7}$ | $2^{-8}$ | $2^{-9} 2^{-10}$ | $2^{-11}$ | $2^{-12}$ | $2^{-13}$ | $2^{-14}$ | $2^{-15}$ | $2^{-16}$ |  |  |



FIGURE 7. UNSIGNED FRACTIONAL OUTPUT

| XTP |  |  |
| :---: | :---: | :---: |
| 34 | 33 | 32 |
| $2^{34}$ | $2^{33}$ | $2^{32}$ |


| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 17 | 16 |  |  |  |  |  |  |  |  |  |  |  |  |
| $2^{31}$ | $2^{30}$ | $2^{29}$ | $2^{28}$ | $2^{27}$ | $2^{26}$ | $2^{25}$ | $2^{24}$ | $2^{23}$ | $2^{22}$ | $2^{21}$ | $2^{20}$ | $2^{19}$ | $2^{18}$ |
| $2^{17}$ | $2^{16}$ |  |  |  |  |  |  |  |  |  |  |  |  |


| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $2^{15}$ | $2^{14}$ | $2^{13}$ | $2^{12}$ | $2^{11}$ | $2^{10}$ | $2^{9}$ | $2^{8}$ | $2^{7}$ | $2^{6}$ | $2^{5}$ | $2^{4}$ | $2^{3}$ | $2^{2}$ | $2^{1}$ | $2^{0}$ |

FIGURE 8. UNSIGNED INTEGER OUTPUT

| Absolute Maximum Ratings |  |
| :---: | :---: |
| Supply Voltage | +8.0V |
| Input, Output or I/O Voltage Applied. | GND -0.5V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| ESD Classification | Class 1 |
| Operating Conditions |  |
| Voltage Range | +4.75 V to +5.25 V |
| Temperature Range | . . . . . $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |

## Thermal Information

| Thermal Resistance (Typical, Note 1) | $\theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ | $\theta_{\text {JC }}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ |
| :---: | :---: | :---: |
| 68 Lead PLCC . | 43.2 | 15.1 |
| 68 Lead PGA. | 42.69 | 10.0 |
| Maximum Package Power Dissipation at $70^{\circ} \mathrm{C}$ |  |  |
| PLCC. |  | 1.7W |
| PGA. |  | 2.46/W |
| Maximum Storage Temperature Range . . . . . . . . . $65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |  |  |
| Maximum Junction Temperature |  |  |
| PLCC. |  | $.150^{\circ} \mathrm{C}$ |
| PGA. |  | . $175^{\circ} \mathrm{C}$ |
| Maximum Lead Temperature (Solde |  | $300^{\circ} \mathrm{C}$ |

## Die Characteristics

Gate Count

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. $\theta_{\mathrm{JA}}$ is measured with the component mounted on an evaluation PC board in free air.

DC Electrical Specifications $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | MAX | UNITS |
| :--- | :---: | :--- | :---: | :---: | :---: |
| Logical One Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ | 2.0 | - | V |
| Logical Zero Input Voltage | $\mathrm{V}_{\mathrm{IL}}$ | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ | - | 0.8 | V |
| Output HIGH Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=-400 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ | 2.6 | - | V |
| Output LOW Voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\mathrm{OL}}=+4.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ | - | 0.4 | V |
| Input Leakage Current | $\mathrm{I}_{\mathrm{I}}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{GND}, \mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ | -10 | 10 | $\mu \mathrm{~A}$ |
| Output or I/O Leakage Current | $\mathrm{I}_{\mathrm{O}}$ | $\mathrm{V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{GND}, \mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ | -10 | 10 | $\mu \mathrm{~A}$ |
| Standby Power Supply Current | $\mathrm{I}_{\mathrm{CCSB}}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{GND}, \mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$, <br> Outputs Open | - | 500 | $\mu \mathrm{~A}$ |
| Operating Power Supply Current | $\mathrm{I}_{\mathrm{CCOP}}$ | $\mathrm{f}=1.0 \mathrm{MHz}, \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}$ or GND <br> $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}(N o t e ~ 2)$ | - | 7.0 | mA |

NOTE:
2. Operating Supply Current is proportional to frequency, typical rating is $5.0 \mathrm{~mA} / \mathrm{MHz}$.

Capacitance $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, Note 3

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | MAX | UNITS |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input Capacitance | $\mathrm{C}_{\mathrm{IN}}$ | FREQ $=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{CC}}=$ Open all Measure- <br> ments are Referenced to Device Ground | - | 10 | pF |
| Output Capacitance | $\mathrm{C}_{\mathrm{OUT}}$ |  | - | 10 | pF |
| I/O Capacitance | $\mathrm{C}_{\mathrm{I} / \mathrm{O}}$ |  | - | 15 | pF |

NOTES:
3. Not tested, but characterized at initial design and at major process/design changes.

AC Electrical Specifications $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

| PARAMETER | SYMBOL | TEST CONDITIONS | HMA510-45 |  | HMA510-55 |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| Multiply Accumulate Time | $\mathrm{T}_{\text {MA }}$ |  | - | 45 | - | 55 | ns |

HMA510

AC Electrical Specifications $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ (Continued)

| PARAMETER | SYMBOL | TEST CONDITIONS | HMA510-45 |  | HMA510-55 |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| Output Delay | $\mathrm{T}_{\mathrm{D}}$ |  | - | 25 | - | 30 | ns |
| Three-State Enable Time | TENA | Note 4 | - | 25 | - | 30 | ns |
| Three-State Disable Time | T DIS | Note 4 | - | 25 | - | 30 | ns |
| Input Setup Time | Ts |  | 18 | - | 20 | - | ns |
| Input Hold Time | $\mathrm{T}_{\mathrm{H}}$ |  | 2 | - | 2 | - | ns |
| Clock High Pulse Width | $\mathrm{T}_{\text {PWH }}$ |  | 15 | - | 20 | - | ns |
| Clock Low Pulse Width | $\mathrm{T}_{\text {PWL }}$ |  | 15 | - | 20 | - | ns |
| Output Rise Time | $t_{R}$ | From 0.8 V to 2.0 V | - | 8 | - | 8 | ns |
| Output Fall Time | $\mathrm{t}_{\mathrm{F}}$ | From 2.0 V to 0.8 V | - | 8 | - | 8 | ns |

NOTES:
4. Transition is measured at $\pm 200 \mathrm{mV}$ from steady state voltage with loading specified in $A C$ Test Circuit; $\mathrm{V}_{1}=1.5 \mathrm{~V}, \mathrm{R}_{1}=500 \Omega$ and $\mathrm{C}_{\mathrm{L}}=40 \mathrm{pF}$.
5. For $A C$ Test load, refer to $A C$ Test Circuit with $V_{1}=2.4 V, R_{1}=500 \Omega$ and $C_{L}=40 \mathrm{pF}$.

## AC Test Circuit



NOTE: Includes Stray and Jig Capacitance

## Timing Diagram



FIGURE 9. SETUP AND HOLD TIME


FIGURE 11. HMA510 TIMING DIAGRAM

## AC Testing Input, Output Waveforms



NOTE: AC Testing: All Parameters tested as per test circuit. Input rise and fall times are driven at $1 \mathrm{~ns} / \mathrm{V}$.


FIGURE 10. THREE-STATE CONTROL


FIGURE 12. PRELOAD TIMING DIAGRAM

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

## For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

## Sales Office Headquarters

NORTH AMERICA
Intersil Corporation
P. O. Box 883, Mail Stop 53-204

Melbourne, FL 32902
TEL: (407) 724-7000
FAX: (407) 724-7240

EUROPE
Intersil SA
Mercure Center
100, Rue de la Fusee
1130 Brussels, Belgium
TEL: (32) 2.724.2111
FAX: (32) 2.724.22.05

ASIA
Intersil (Taiwan) Ltd.
Taiwan Limited
7F-6, No. 101 Fu Hsing North Road
Taipei, Taiwan
Republic of China
TEL: (886) 227169310
FAX: (886) 227153029

