

M37705M2AXXSP**M37705S1ASP**

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

M37705M2-XXXSP and M37705S1SP
are respectively unified into
M37705M2AXXSP and M37705S1ASP

DESCRIPTION

The M37705M2AXXSP and M37705S1ASP are single-chip microcomputers designed with high-performance CMOS silicon gate technology. These are housed in a 64-pin shrink plastic molded DIP. These single-chip microcomputers have a large 16M bytes address space, three instruction queue buffers, and two data buffers for high-speed instruction execution. The CPU is a 16-bit parallel processor that can also be switched to perform 8-bit parallel processing. These microcomputers are suitable for office, business and industrial equipment controller that require high-speed processing of large data.

Also, the incorporated motor control circuit makes these microcomputers suitable for control of equipment that requires motor control.


The differences between M37705M2AXXSP and M37705S1ASP are the ROM size as shown below. Therefore, the following descriptions will be for the M37705M2AXXSP unless otherwise noted.

Type name	ROM size	External clock input frequency
M37705M2AXXSP	16K bytes	16MHz
M37705S1ASP	External	16MHz

The M37705M2AXXSP cuts down the pins of M37704M2A XXXFP. Refer to the BASIC FUNCTION BLOCKS for the functional differences.

DISTINCTIVE FEATURES

- Number of basic instructions 103
- Memory size ROM 16K bytes
- RAM 512 bytes
- Instruction execution time
The fastest instruction at 16 MHz frequency 250ns
- Single power supply 5V±10%
- Low power dissipation (at 16 MHz frequency) 60mW (Typ.)
- Interrupts 16 types 7 levels
- Multiple function 16-bit timer 5+3
(Three-phase motor drive waveform or pulse motor drive waveform can be output.)
- UART 1
- 8-bit A-D converter 8-channel inputs
- 12-bit watchdog timer
- Programmable input/output
(ports P0, P1, P2, P3, P4, P5, P6, P7, P8) 53

PIN CONFIGURATION (TOP VIEW)**Outline 64P4B****APPLICATION**


Motor control devices such as inverter type air conditioners and general purpose inverters

Control devices for office equipment such as copiers, printers, typewriters, facsimiles, word processors, and personal computers

NOTE

Refer to "Chapter 5 PRECAUTIONS" when using this microcomputer.

The M37705M2AXXSP and M37705S1ASP satisfy the timing requirements and the switching characteristics of the former M37705M2-XXXSP and M37705S1SP



6249828 0026551 803

FUNCTIONS OF M37705M2AXXXSP

Parameter		Functions
Number of basic instructions		103
Instruction execution time	M37705M2AXXXSP, M37705S1ASP	250ns (the fastest instruction at external clock 16MHz frequency)
Memory size	ROM	16K bytes
	RAM	512 bytes
Input/Output ports	P0, P1, P2, P7	8-bit×4
	P5	7-bit×1
	P6	5-bit×1
	P4	4-bit×1
	P3	3-bit×1
	P8	2-bit×1
Multi-function timers	TA0, TA1, TA2, TA3, TA4	16-bit×5 (3 input/output and 2 output functions)
	TB0, TB1, TB2	16-bit×3 (2 input functions)
Serial I/O		UART X1
A-D converter		8-bit×1 (8 channels)
Watchdog timer		12-bit×1
Dead-time timer		8-bit×3
Interrupts		2 external types, 14 internal types (Each interrupt can be set the priority levels to 0 ~ 7.)
Clock generating circuit		Built-in (externally connected to a ceramic resonator or quartz crystal resonator)
Supply voltage		5V±10%
Power dissipation		60mW(at external clock 16MHz frequency)
Input/Output characteristic	Input/Output voltage	5V
	Output current	5mA
Memory expansion		Maximum 16M bytes
Operating temperature range		-20~85°C
Device structure		CMOS high-performance silicon gate process
Package		64-pin shrink plastic molded DIP

6249828 0026552 74T

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER**PIN DESCRIPTION**

Pin	Name	Input/Output	Functions
V _{CC} , V _{SS}	Power supply		Supply 5 V±10% to V _{CC} and 0 V to V _{SS} .
CNV _{SS}	CNV _{SS} input	Input	This pin controls the processor mode. Connect to V _{SS} for single-chip mode, and to V _{CC} for external ROM types.
RESET	Reset input	Input	To enter the reset state, this pin must be kept at a "L" condition which should be maintained for the required time.
X _{IN}	Clock input	Input	These are I/O pins of internal clock generating circuit. Connect a ceramic or quartz crystal resonator between X _{IN} and X _{OUT} . When an external clock is used, the clock source should be connected to the X _{IN} pin and the X _{OUT} pin should be left open.
X _{OUT}	Clock output	Output	
Ē	Enable output	Output	Data or instruction read and data write are performed when output from this pin is "L".
BYTE	Bus width selection input	Input	In memory expansion mode or microprocessor mode, this pin determines whether the external data bus is 8-bit width or 16-bit width. The width is 16 bits when "L" signal inputs and 8 bits when "H" signal inputs.
AV _{CC} , AV _{SS}	Analog supply input		Power supply for the A-D converter. Connect AV _{CC} to V _{CC} and AV _{SS} to V _{SS} externally.
V _{REF}	Reference voltage input	Input	This is reference voltage input pin for the A-D converter.
P0 ₀ ~P0 ₇	I/O port P0	I/O	In single-chip mode, port P0 becomes an 8-bit I/O port. An I/O directional register is available so that each pin can be programmed for input or output. These ports are in input mode when reset. Address(A ₇ ~A ₀) is output in memory expansion mode or microprocessor mode.
P1 ₀ ~P1 ₇	I/O port P1	I/O	In single-chip mode, these pins have the same functions as port P0. When the BYTE pin is set to "L" in memory expansion mode or microprocessor mode and external data bus is 16-bit width, high-order data (D ₁₅ ~D ₈) is input or output when Ē output is "L" and an address (A ₁₅ ~A ₈) is output when Ē output is "H". If the BYTE pin is "H" that is an external data bus is 8-bit width, only address(A ₁₅ ~A ₈) is output.
P2 ₀ ~P2 ₇	I/O port P2	I/O	In single-chip mode, these pins have the same functions as port P0. In memory expansion mode or microprocessor mode low-order data(D ₇ ~D ₀) is input or output when Ē output is "L" and an address(A ₂₃ ~A ₁₆) is output when Ē output is "H".
P3 ₀ ~P3 ₂	I/O port P3	I/O	In single-chip mode, these pins have the same functions as port P0. In memory expansion mode or microprocessor mode, R/W, BHE, and ALE signals are output.
P4 ₀ ~P4 ₂ , P4 ₇	I/O port P4	I/O	In single-chip mode, these pins have the same functions as port P0. In memory expansion mode or microprocessor mode, P4 ₀ and P4 ₁ become HOLD and RDY input pin respectively. Functions of other pins are the same as in single-chip mode. In single-chip mode or memory expansion mode, port P4 ₂ can be programmed for φ ₁ output pin divided the clock to X _{IN} pin by 2. In microprocessor mode, P4 ₂ always has the function as φ ₁ output pin.
P5 ₀ ~P5 ₆	I/O port P5	I/O	In addition to having the same functions as port P0 in single-chip mode, these pins also function as I/O pins for timer A0, timer A1, timer A2 and output pin for timer A3. These pins also have the function as motor control output pin.
P6 ₀ , P6 ₂ , P6 ₃ , P6 ₅ , P6 ₆	I/O port P6	I/O	In addition to having the same functions as port P0 in single-chip mode, these pins also function as output pins for timer A4, and input pins for external interrupt input INT ₀ and INT ₁ pins, and for timer B0 and timer B1. P6 ₀ also has the function as motor control output pin and P6 ₂ has the function as motor control pin.
P7 ₀ ~P7 ₇	I/O port P7	I/O	In addition to having the same functions as port P0 in single-chip mode, these pins also function as analog input AN ₀ ~AN ₇ input pins. P7 ₇ also has an A-D conversion trigger input function.
P8 ₆ , P8 ₇	I/O port P8	I/O	In addition to having the same functions as port P0 in single-chip mode, these pins also function as Rx,D and Tx,D pins for UART.

6249828 0026553 686

MITSUBISHI MICROCOMPUTERS
M37705M2AXXXSP
M37705S1ASP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

BASIC FUNCTION BLOCKS

The functional differences between the M37705M2AXXXSP and M37704M2AXXXFP are described below. The M37705M2AXXXSP has the same functions as the M37704M2AXXXFP, except these points. Refer to the section on the M37704M2AXXXFP.

TIMER

Since timers A3 and A4 have no input pin, timers A3 and A4 operate only in the modes except for event counter mode and select only no input function by timer A3 and timer A4 mode register.

Since timer B2 has no input pin, timer B2 operates only in timer mode. Therefore, only clock source can be selected by the bits 7 and 6 of timer B2 mode register. The bits of timer mode register must be "0" except for the clock source selection bits. Other timers A0, A1, A2, B0 and B1 have the same functions as the M37704M2AXXXFP.

SERIAL I/O

Serial I/O is only UART1. UART1 has only the asynchronous serial communication function and no clock synchronous serial communication function. Therefore, do not select the clock synchronous serial communication function ("001") by the serial communication method selection bits (bits 2, 1 and 0) of UART1 transmit/receive mode register. Since UART1 does not have the functions of CTS and RTS, the CTS, RTS selection bit (bit 2) of UART1 transmit/receive control register must always be "1".

Since UART0 has no function as serial I/O, set all the serial communication method selection bits (bits 2, 1 and 0) of UART0 transmit/receive mode register to "0".

The functional differences between the M37705M2AXXXSP and M37704M2AXXXFP

Parameter	M37705M2AXXXSP	M37704M2AXXXFP
I/O port	P0, P1, P2, P7 8-bit×4 P5 7-bit×1 P6 5-bit×1 P4 4-bit×1 P3 3-bit×1 P8 2-bit×1 (without HLDA pin)	P0~P2, P4~P8 8-bit×8 P3 4-bit×1 (with HLDA pin)
Timer	Timer A with I/O pins 16-bit×3 with output pins 16-bit×2	Timer A with I/O pins 16-bit×5
	Timer B with input pins 16-bit×2 only timer mode 16-bit×1	Timer B with input pins 16-bit×3
Serial I/O	UART (no clock synchronous serial I/O)×1	(UART or clock synchronous serial I/O)×2
Package	64-pin shrink plastic molded DIP	80-pin plastic molded QFP

INPUT/OUTPUT PINS

Though the port registers and directional registers for ports P4, P5, P6 and P8 have eight bits, the directional register bits having no pins must always be set to the output mode. Since port P3₃ is not available as a pin although it has port register and directional register, port P3₃ must be set to the output mode.

ADDRESSING MODES

The M37705M2AXXXSP has 28 powerful addressing modes. Refer to the 7700 Family addressing mode description for the details of each addressing mode.

MACHINE INSTRUCTION LIST

The M37705M2AXXXSP has 103 machine instructions. Refer to the 7700 Family machine instruction list for details.

DATA REQUIRED FOR MASK ORDERING

Please send the following data for mask orders.

- (1) M37705M2AXXXSP mask ROM order confirmation form
- (2) 64P4B mark specification form
- (3) ROM data (EPROM 3 sets)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

M37705M2AXXXSP**ELECTRICAL CHARACTERISTICS** ($V_{CC}=5V$, $V_{SS}=0V$, $T_a=25^\circ C$, $f(X_{IN})=16MHz$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
V_{OH}	High-level output voltage $P_0 \sim P_7$, $P_1 \sim P_7$, $P_2 \sim P_7$, $P_3 \sim P_3_1$, $P_4 \sim P_4_2$, P_4_7 , $P_5 \sim P_6$, $P_6 \sim P_6_2$, P_6_3 , P_6_5 , P_6_6 , $P_7 \sim P_7_7$, $P_8 \sim P_8_7$	$I_{OH}=-10mA$	3			V
V_{OH}	High-level output voltage $P_0 \sim P_7$, $P_1 \sim P_7$, $P_2 \sim P_7$, $P_3 \sim P_3_1$	$I_{OH}=-400\mu A$	4.7			V
V_{OH}	High-level output voltage P_3_2	$I_{OH}=-10mA$ $I_{OH}=-400\mu A$	3.1 4.8			V
V_{OH}	High-level output voltage \bar{E}	$I_{OH}=-10mA$ $I_{OH}=-400\mu A$	3.4 4.8			V
V_{OL}	Low-level output voltage $P_0 \sim P_7$, $P_1 \sim P_7$, $P_2 \sim P_7$, $P_3 \sim P_3_1$, $P_4 \sim P_4_2$, P_4_7 , $P_5 \sim P_6$, $P_6 \sim P_6_2$, P_6_3 , P_6_5 , P_6_6 , $P_7 \sim P_7_7$, $P_8 \sim P_8_7$	$I_{OL}=10mA$			2	V
V_{OL}	Low-level output voltage $P_5 \sim P_5_5$	$I_{OL}=20mA$			2	V
V_{OL}	Low-level output voltage $P_0 \sim P_7$, $P_1 \sim P_7$, $P_2 \sim P_7$, $P_3 \sim P_3_1$	$I_{OL}=2mA$			0.45	V
V_{OL}	Low-level output voltage P_3_2	$I_{OL}=10mA$ $I_{OL}=2mA$			1.9 0.43	V
V_{OL}	Low-level output voltage \bar{E}	$I_{OL}=10mA$ $I_{OL}=2mA$			1.6 0.4	V
$V_{T+}-V_{T-}$	Hysteresis HOLD, RDY, TA0 _{IN} ~TA2 _{IN} , TB0 _{IN} , TB1 _{IN} , INT ₀ , INT ₁ , AD _{TRG}			0.4	1	V
$V_{T+}-V_{T-}$	Hysteresis RESET			0.2	0.5	V
$V_{T+}-V_{T-}$	Hysteresis X _{IN}			0.1	0.3	V
I_{IH}	High-level input current $P_0 \sim P_7$, $P_1 \sim P_7$, $P_2 \sim P_7$, $P_3 \sim P_3_2$, $P_4 \sim P_4_2$, P_4_7 , $P_5 \sim P_5_6$, $P_6 \sim P_6_2$, P_6_3 , P_6_5 , P_6_6 , $P_7 \sim P_7_7$, $P_8 \sim P_8_7$, X _{IN} , RESET, CNV _{SS} , BYTE	$V_i=5V$			5	μA
I_{IL}	Low-level input current $P_0 \sim P_7$, $P_1 \sim P_7$, $P_2 \sim P_7$, $P_3 \sim P_3_2$, $P_4 \sim P_4_2$, P_4_7 , $P_5 \sim P_5_6$, $P_6 \sim P_6_2$, P_6_3 , P_6_5 , P_6_6 , $P_7 \sim P_7_7$, $P_8 \sim P_8_7$, X _{IN} , RESET, CNV _{SS} , BYTE	$V_i=0V$			-5	μA
V_{RAM}	RAM hold voltage	When clock is stopped.	2			V
I_{CC}	Power supply current	In single-chip mode output only pin is open and other pins are V_{SS} during reset.	$f(X_{IN})=16MHz$, square waveform	12	24	mA
			$T_a=25^\circ C$ when clock is stopped.		1	μA
			$T_a=85^\circ C$ when clock is stopped.		20	

A-D CONVERTER CHARACTERISTICS ($V_{CC}=5V$, $V_{SS}=0V$, $T_a=25^\circ C$, $f(X_{IN})=16MHz$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
—	Resolution	$V_{REF}=V_{CC}$			8	Bits
—	Absolute accuracy	$V_{REF}=V_{CC}$			± 2	LSB
R_{LADDER}	Ladder resistance	$V_{REF}=V_{CC}$	2		10	$k\Omega$
t_{CONV}	Conversion time		14.25			μs
V_{REF}	Reference voltage		2		V_{CC}	V
V_{IA}	Analog input voltage		0		V_{REF}	V

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V_{CC}	Supply voltage		-0.3~7	V
AV_{CC}	Analog supply voltage		-0.3~7	V
V_I	Input voltage RESET, CNV _{SS} , BYTE		-0.3~12	V
V_I	Input voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₂ , P4 ₀ ~P4 ₂ , P4 ₇ , P5 ₀ ~P5 ₆ , P6 ₀ , P6 ₂ , P6 ₃ , P6 ₅ , P6 ₆ , P7 ₀ ~P7 ₇ , P8 ₆ , P8 ₇ , V _{REF} , X _{IN}		-0.3~V _{CC} +0.3	V
V_O	Output voltage P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₂ , P4 ₀ ~P4 ₂ , P4 ₇ , P5 ₀ ~P5 ₆ , P6 ₀ , P6 ₂ , P6 ₃ , P6 ₅ , P6 ₆ , P7 ₀ ~P7 ₇ , P8 ₆ , P8 ₇ , X _{OUT} , E		-0.3~V _{CC} +0.3	V
P_d	Power dissipation	T _a =25°C	1000	mW
T_{opr}	Operating temperature		-20~85	°C
T _{stg}	Storage temperature		-40~150	°C

RECOMMENDED OPERATING CONDITIONS (V_{CC}=5V±10%, T_a=-10~70°C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
V_{CC}	Supply voltage	4.5	5.0	5.5	V
AV_{CC}	Analog supply voltage		V _{CC}		V
V_{SS}	Supply voltage		0		V
AV_{SS}	Analog supply voltage		0		V
V_{IH}	High-level input voltage P0 ₀ ~P0 ₇ , P3 ₀ ~P3 ₂ , P4 ₀ ~P4 ₂ , P4 ₇ , P5 ₀ ~P5 ₆ , P6 ₀ , P6 ₂ , P6 ₃ , P6 ₅ , P6 ₆ , P7 ₀ ~P7 ₇ , P8 ₆ , P8 ₇ , X _{IN} , RESET, CNV _{SS} , BYTE	0.8V _{CC}		V _{CC}	V
V_{IH}	High-level input voltage P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ (in single-chip mode)	0.8V _{CC}		V _{CC}	V
V_{IH}	High-level input voltage P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ (in memory expansion mode and microprocessor mode)	0.5V _{CC}		V _{CC}	V
V_{IL}	Low-level input voltage P0 ₀ ~P0 ₇ , P3 ₀ ~P3 ₂ , P4 ₀ ~P4 ₂ , P4 ₇ , P5 ₀ ~P5 ₆ , P6 ₀ , P6 ₂ , P6 ₃ , P6 ₅ , P6 ₆ , P7 ₀ ~P7 ₇ , P8 ₆ , P8 ₇ , X _{IN} , RESET, CNV _{SS} , BYTE	0		0.2V _{CC}	V
V_{IL}	Low-level input voltage P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ (in single-chip mode)	0		0.2V _{CC}	V
V_{IL}	Low-level input voltage P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ (in memory expansion mode and microprocessor mode)	0		0.16V _{CC}	V
$I_{OH(peak)}$	High-level peak output current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₂ , P4 ₀ ~P4 ₂ , P4 ₇ , P5 ₀ ~P5 ₆ , P6 ₀ , P6 ₂ , P6 ₃ , P6 ₅ , P6 ₆ , P7 ₀ ~P7 ₇ , P8 ₆ , P8 ₇			-10	mA
$I_{OH(avg)}$	High-level average output current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₂ , P4 ₀ ~P4 ₂ , P4 ₇ , P5 ₀ ~P5 ₆ , P6 ₀ , P6 ₂ , P6 ₃ , P6 ₅ , P6 ₆ , P7 ₀ ~P7 ₇ , P8 ₆ , P8 ₇			-5	mA
$I_{OL(peak)}$	Low-level peak output current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₂ , P4 ₀ ~P4 ₂ , P4 ₇ , P5 ₀ , P6 ₀ , P6 ₂ , P6 ₃ , P6 ₅ , P6 ₆ , P7 ₀ ~P7 ₇ , P8 ₆ , P8 ₇			10	mA
$I_{OL(peak)}$	Low-level peak output current P5 ₀ ~P5 ₅			20	mA
$I_{OL(avg)}$	Low-level average output current P0 ₀ ~P0 ₇ , P1 ₀ ~P1 ₇ , P2 ₀ ~P2 ₇ , P3 ₀ ~P3 ₂ , P4 ₀ ~P4 ₂ , P4 ₇ , P5 ₀ , P6 ₀ , P6 ₂ , P6 ₃ , P6 ₅ , P6 ₆ , P7 ₀ ~P7 ₇ , P8 ₆ , P8 ₇			5	mA
$I_{OL(avg)}$	Low-level average output current P5 ₀ ~P5 ₅			15	mA
f(X _{IN})	External clock frequency input			16	MHz

Note 1. Average output current is the average value of a 100ms interval.

2. The sum of $I_{OL(peak)}$ for ports P0, P1, P2, P3, and P8 must be 80mA or less,
the sum of $I_{OH(peak)}$ for ports P0, P1, P2, P3, and P8 must be 80mA or less,
the sum of $I_{OL(peak)}$ for ports P4, P5, P6, and P7 must be 110mA or less, and
the sum of $I_{OH(peak)}$ for ports P4, P5, P6, and P7 must be 80mA or less.

TIMING REQUIREMENTS ($V_{CC}=5V \pm 10\%$, $V_{SS}=0V$, $T_a=25^\circ C$, $f(X_{IN})=16MHz$, unless otherwise noted)

External clock input

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
t_C	External clock input cycle time		62			ns
$t_{W(H)}$	External clock input high-level pulse width		25			ns
$t_{W(L)}$	External clock input low-level pulse width		25			ns
t_r	External clock rise time				10	ns
t_f	External clock fall time				10	ns

Single-chip mode

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{SU(P0D-E)}$	Port P0 input setup time		100			ns
$t_{SU(P1D-E)}$	Port P1 input setup time		100			ns
$t_{SU(P2D-E)}$	Port P2 input setup time		100			ns
$t_{SU(P3D-E)}$	Port P3 input setup time		100			ns
$t_{SU(P4D-E)}$	Port P4 input setup time		100			ns
$t_{SU(P5D-E)}$	Port P5 input setup time		100			ns
$t_{SU(P6D-E)}$	Port P6 input setup time		100			ns
$t_{SU(P7D-E)}$	Port P7 input setup time		100			ns
$t_{SU(P8D-E)}$	Port P8 input setup time		100			ns
$t_h(E-P0D)$	Port P0 input hold time		0			ns
$t_h(E-P1D)$	Port P1 input hold time		0			ns
$t_h(E-P2D)$	Port P2 input hold time		0			ns
$t_h(E-P3D)$	Port P3 input hold time		0			ns
$t_h(E-P4D)$	Port P4 input hold time		0			ns
$t_h(E-P5D)$	Port P5 input hold time		0			ns
$t_h(E-P6D)$	Port P6 input hold time		0			ns
$t_h(E-P7D)$	Port P7 input hold time		0			ns
$t_h(E-P8D)$	Port P8 input hold time		0			ns

Memory expansion mode and microprocessor mode

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{SU(P1D-E)}$	Port P1 input setup time		45			ns
$t_{SU(P2D-E)}$	Port P2 input setup time		45			ns
$t_{SU(RDY-A)}$	RDY input setup time		60			ns
$t_h(E-P1D)$	Port P1 input hold time		0			ns
$t_h(E-P2D)$	Port P2 input hold time		0			ns
$t_h(A-RDY)$	RDY input hold time		0			ns

Timer A input (Count input in event counter mode)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{C(TA)}$	TA _{iN} input cycle time		125			ns
$t_{W(TAH)}$	TA _{iN} input high-level pulse width		62			ns
$t_{W(TAL)}$	TA _{iN} input low-level pulse width		62			ns

Timer A input (Gating input in timer mode)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{C(TA)}$	TA _{iN} input cycle time		500			ns
$t_{W(TAH)}$	TA _{iN} input high-level pulse width		250			ns
$t_{W(TAL)}$	TA _{iN} input low-level pulse width		250			ns

Timer A input (External trigger input in one-shot pulse mode)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{C(TA)}$	TA _{iN} input cycle time		250			ns
$t_{W(TAH)}$	TA _{iN} input high-level pulse width		125			ns
$t_{W(TAL)}$	TA _{iN} input low-level pulse width		125			ns

Timer A input (External trigger input in pulse width modulation mode)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{W(TAH)}$	TA _{iN} input high-level pulse width		125			ns
$t_{W(TAL)}$	TA _{iN} input low-level pulse width		125			ns

Timer A input (Up-down input in event counter mode)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{C(UP)}$	TA _{iout} input cycle time		2500			ns
$t_{W(UPH)}$	TA _{iout} input high-level pulse width		1250			ns
$t_{W(UPL)}$	TA _{iout} input low-level pulse width		1250			ns
$t_{SU(UP-TIN)}$	TA _{iout} input setup time		500			ns
$t_{H(TIN-UP)}$	TA _{iout} input hold time		500			ns

6249828 0026558 168

**M37705M2AXXSP
M37705S1ASP****SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER****Timer B input** (Count input in event counter mode)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{C(TB)}$	TBi _{IN} input cycle time (one edge count)		125			ns
$t_{W(TBH)}$	TBi _{IN} input high-level pulse width (one edge count)		62			ns
$t_{W(TBL)}$	TBi _{IN} input low-level pulse width (one edge count)		62			ns
$t_{C(TB)}$	TBi _{IN} input cycle time (both edges count)		250			ns
$t_{W(TBH)}$	TBi _{IN} input high-level pulse width (both edges count)		125			ns
$t_{W(TBL)}$	TBi _{IN} input low-level pulse width (both edges count)		125			ns

Timer B input (Pulse period measurement mode)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{C(TB)}$	TBi _{IN} input cycle time		500			ns
$t_{W(TBH)}$	TBi _{IN} input high-level pulse width		250			ns
$t_{W(TBL)}$	TBi _{IN} input low-level pulse width		250			ns

Timer B input (Pulse width measurement mode)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{C(TB)}$	TBi _{IN} input cycle time		500			ns
$t_{W(TBH)}$	TBi _{IN} input high-level pulse width		250			ns
$t_{W(TBL)}$	TBi _{IN} input low-level pulse width		250			ns

A-D trigger input

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{C(AD)}$	AD _{TRG} input cycle time (minimum allowable trigger)		1000			ns
$t_{W(ADL)}$	AD _{TRG} input low-level pulse width		125			ns

Serial I/O

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{C(CLK)}$	CLK _I input cycle time		250			ns
$t_{W(CLKH)}$	CLK _I input high-level pulse width		125			ns
$t_{W(CLKL)}$	CLK _I input low-level pulse width		125			ns
$t_{D(c-a)}$	TxD _i output delay time				90	ns
$t_{H(c-a)}$	TxD _i hold time		0			ns
$t_{SU(D-C)}$	RxD _i input setup time		30			ns
$t_{H(c-d)}$	RxD _i input hold time		90			ns

External interrupt INT_i input

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{W(INH)}$	INT _i input high-level pulse width		250			ns
$t_{W(INL)}$	INT _i input low-level pulse width		250			ns

■ 6249828 0026559 OT4 ■

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

SWITCHING CHARACTERISTICS ($V_{CC}=5V \pm 10\%$, $V_{SS}=0V$, $T_a=25^\circ C$, $f(X_{IN})=16MHz$, unless otherwise noted)

Single-chip mode


Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{d(E-P0Q)}$	Port P0 data output delay time	Fig. 1			100	ns
$t_{d(E-P1Q)}$	Port P1 data output delay time				100	ns
$t_{d(E-P2Q)}$	Port P2 data output delay time				100	ns
$t_{d(E-P3Q)}$	Port P3 data output delay time				100	ns
$t_{d(E-P4Q)}$	Port P4 data output delay time				100	ns
$t_{d(E-P5Q)}$	Port P5 data output delay time				100	ns
$t_{d(E-P6Q)}$	Port P6 data output delay time				100	ns
$t_{d(E-P7Q)}$	Port P7 data output delay time				100	ns
$t_{d(E-P8Q)}$	Port P8 data output delay time				100	ns

Memory expansion mode and microprocessor mode (when wait bit = "1")

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_{d(P0A-E)}$	Port P0 address output delay time	Fig. 1	30			ns
$t_{d(E-P1Q)}$	Port P1 data output delay time (BYTE="L")				80	ns
$t_{PZX(E-P1Z)}$	Port P1 floating start delay time (BYTE="L")				5	ns
$t_{d(P1A-E)}$	Port P1 address output delay time		30			ns
$t_{d(E-P2Q)}$	Port P2 data output delay time				80	ns
$t_{PZX(E-P2Z)}$	Port P2 floating start delay time				5	ns
$t_{d(P2A-E)}$	Port P2 address output delay time		30			ns
$t_{d(ALE-E)}$	ALE output delay time		4			ns
$t_{W(ALE)}$	ALE pulse width		40			ns
$t_{d(BHE-E)}$	BHE output delay time		30			ns
$t_{d(R/W-E)}$	R/W output delay time		30			ns
$t_{d(E-\phi_1)}$	ϕ_1 output delay time		0		20	ns
$t_h(E-P0A)$	Port P0 address hold time		25			ns
$t_h(ALE-P1A)$	Port P1 address hold time (BYTE="L")		9			ns
$t_h(E-P1Q)$	Port P1 data hold time (BYTE="L")		25			ns
$t_{PZX(E-P1Z)}$	Port P1 floating release delay time (BYTE="L")		25			ns
$t_h(E-P1A)$	Port P1 address hold time (BYTE="H")		25			ns
$t_h(ALE-P2A)$	Port P2 address hold time		9			ns
$t_h(E-P2Q)$	Port P2 data hold time		25			ns
$t_{PZX(E-P2Z)}$	Port P2 floating release delay time		25			ns
$t_h(E-BHE)$	BHE hold time		20			ns
$t_h(E-R/W)$	R/W hold time		20			ns
$t_{W(EL)}$	E pulse width		95			ns


Memory expansion mode and microprocessor mode (when wait bit = "0", and external memory area is accessed)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
$t_d(P0A-E)$	Port P0 address output delay time	Fig. 1	155			ns
$t_d(E-P1Q)$	Port P1 data output delay time (BYTE="L")				80	ns
$t_{PZX}(E-P1Z)$	Port P1 floating start delay time (BYTE="L")				5	ns
$t_d(P1A-E)$	Port P1 address output delay time		155			ns
$t_d(E-P2Q)$	Port P2 data output delay time				80	ns
$t_{PZX}(E-P2Z)$	Port P2 floating start delay time				5	ns
$t_d(P2A-E)$	Port P2 address output delay time		155			ns
$t_d(ALE-E)$	ALE output delay time		4			ns
$t_W(ALE)$	ALE pulse width		165			ns
$t_d(BHE-E)$	BHE output delay time		155			ns
$t_d(R/W-E)$	R/W output delay time		155			ns
$t_d(E-\phi_1)$	ϕ_1 output delay time		0		20	ns
$t_h(E-P0A)$	Port P0 address hold time		25			ns
$t_h(ALE-P1A)$	Port P1 address hold time (BYTE="L")		9			ns
$t_h(E-P1Q)$	Port P1 data hold time (BYTE="L")		25			ns
$t_{PZX}(E-P1Z)$	Port P1 floating release delay time (BYTE="L")		25			ns
$t_h(E-P1A)$	Port P1 address hold time (BYTE="H")		25			ns
$t_h(ALE-P2A)$	Port P2 address hold time		9			ns
$t_h(E-P2Q)$	Port P2 data hold time		25			ns
$t_{PZX}(E-P2Z)$	Port P2 floating release delay time		25			ns
$t_h(E-BHE)$	BHE hold time		20			ns
$t_h(E-R/W)$	R/W hold time		20			ns
$t_W(EL)$	E pulse width		220			ns

Fig. 1 Testing circuit for ports P0~P8, ϕ_1


TIMING DIAGRAM

Single-chip mode




MITSUBISHI MICROCOMPUTERS
M37705M2AXXXSP
M37705S1ASP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

Memory expansion mode and microprocessor mode (When wait bit = "1")




Test conditions

- $V_{CC} = 5V \pm 10\%$
- Output timing voltage : $V_{OL} = 0.8V$, $V_{OH} = 2.0V$
- Port P1, P2 input : $V_{IL} = 0.8V$, $V_{IH} = 2.5V$
- Port P4₁ input : $V_{IL} = 1.0V$, $V_{IH} = 4.0V$

MITSUBISHI MICROCOMPUTERS
M37705M2AXXSP
M37705S1ASP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER


Memory expansion mode and microprocessor mode (When wait bit = "0", and external memory area is accessed)




- $V_{CC} = 5 V \pm 10\%$
- Output timing voltage : $V_{OL} = 0.8V$, $V_{OH} = 2.0V$
- Port P1, P2 input : $V_{IL} = 0.8V$, $V_{IH} = 2.5V$
- Port P4₁ input : $V_{IL} = 1.0V$, $V_{IH} = 4.0V$

(4) TIMING DIAGRAMS

Read cycle 1




Read cycle 2 (Note 4)



Note 4 : Addresses valid prior to or coincident with \overline{S} transition low.


5 : Transition is measured $\pm 500\text{mV}$ from steady state voltage with specified loading in Figure 2.

Read cycle 3 (Note 6)




Note 6: Addresses and \overline{S} valid prior to \overline{OE} transition low by $(t_{A(A)}-t_{A(OE)})$, $(t_{A(S)}-t_{A(OE)})$

Write cycle (W control mode)



Write cycle (S control mode)



Note 7 : Hatching indicates the state is don't care.

8 : When the falling edge of W is simultaneous or prior to the falling edge of S, the output is maintained in the high impedance.

9 : ten, tdis are periodically sampled and are not 100% tested.

PRELIMINARY
NOTICE: THIS IS A PRELIMINARY SPECIFICATION.
Some parameters are subject to change.

M5M5V1001CP,J-15,-20,-25

1048576-BIT (1048576-WORD BY 1-BIT) CMOS STATIC RAM

DESCRIPTION

The M5M5V1001CP,J are a family of 1048576-word by 1-bit static RAMs, fabricated with the high performance CMOS silicon gate process and designed for high-speed application.

The M5M5V1001CP,J are offered in a 28-pin plastic dual-in-line package (DIP), 28-pin plastic small outline J-lead package (SOJ).

These devices operate on a single 3.3V supply, and are directly TTL compatible. They include power down feature as well.

FEATURES

Type name	Access time (max)	Power supply current	
		Active (max)	Stand-by (max)
M5M5V1001CP,J - 15	15ns	120mA	
M5M5V1001CP,J - 20	20ns	100mA	
M5M5V1001CP,J - 25	25ns	90mA	

- Single +3.3V power supply
- Fully static operation : No clocks, No refresh
- Power down by \overline{S}
- Easy memory expansion by \overline{S}
- Three-state outputs : OR-tie capability
- Directly TTL compatible : All inputs and outputs
- TEST MODE is available

PACKAGE

M5M5V1001CP 28pin 400mil DIP
 M5M5V1001CJ 28pin 400mil SOJ


APPLICATION

High speed memory units

FUNCTION

The operation mode of the M5M5V1001C series is determined by

PIN CONFIGURATION (TOP VIEW)



Outline 28P4F (P)
 28P0K (J)

() : TEST MODE

NC : NO CONNECTION


a combination of the device control inputs \overline{S} and \overline{W} . Each mode is summarized in the function table shown in next page.

The RAM works with an organization of 1048576-word by 1-bit, when $B1/B4$ is high or floating. And an organization of 262144-word by 4-bit is also obtained for reducing the test time, when $B1/B4$ is low.

A write cycle is executed whenever the low level \overline{W} overlaps with the low level \overline{S} . The address must be set-up before the write cycle and must be stable during the entire cycle.

The data is latched into a cell on the trailing edge of \overline{W} , \overline{S} whichever occurs first, requiring the set-up and hold time relative to these edge to be maintained. When \overline{S} is high, the chip is non-selectable state, disabling both reading and writing. In the

BLOCK DIAGRAM



() shows TEST MODE PIN CONFIGURATION (X4)

case, the output stage is in a high-impedance state.

A read cycle is executed by setting W at a high level while S are in an active state (S = L)

When setting S at a high level, the chip is in a non-selectable mode in which both reading and write are disabled.

In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chips and memory expansion by S.

Signal-S controls the power-down feature. When S goes high, power dissipation is reduced extremely. The access time from S is equivalent to the address access time.

FUNCTION TABLE

S	W	Mode	Q	D	Icc
H	X	Non selection	High-impedance	High-impedance	Stand-by
L	L	Write	Din	High-impedance	Active
L	H	Read	High-impedance	Dout	Active

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings		Unit
			Min	Typ	
Vcc	Supply voltage	With respect to GND	-2.0*	~4.6	V
Vi	Input voltage		-2.0*	~Vcc + 0.5	V
Vo	Output voltage		-2.0*	~Vcc	V
Pd	Power dissipation	Ta = 25°C	1000		mW
Topr	Operating temperature		0~70		°C
Tsig (bias)	Storage temperature (bias)		-10~85		°C
Tsig	Storage temperature		-65~150		°C

* -0.5V in case of DC (Pulse width≤20ns)

DC ELECTRICAL CHARACTERISTICS (Ta = 0~70°C, Vcc = 3.3V±10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
ViH	High-level input voltage		2.2		Vcc+0.3V	V
ViL	Low-level input voltage		-0.3*		0.8	V
VOH	High-level output voltage	IOH = -4mA	2.4			V
VOL	Low-level output voltage	IOL = 8mA			0.4	V
II	Input current	Vi = 0~Vcc			2	μA
IoZ	Output current in off-state	Vi (S) = ViH Vi/O = 0~Vcc			10	μA
Icc1	Active supply current (TTL level)	Vi (S) = ViL other inputs = ViH or ViL Output-open (duty 100%)	AC (15ns cycle)		120	mA
			AC (20ns cycle)		100	
			AC (25ns cycle)		90	
			DC	45	55	
Icc2	Stand-by supply current (TTL level)	Vi (S) = ViH	AC (15ns cycle)		45	mA
			AC (20/25ns cycle)		35	
			DC		20	
Icc3	Stand-by current (MOS level)	Vi (S) ≥ Vcc - 0.2V other inputs Vi ≤ 0.2V or Vi ≥ Vcc - 0.2V		0.1	1	mA

* -3.0V in case of AC (Pulse width≤20ns)

CAPACITANCE (Ta = 0~70°C, Vcc = 3.3V±10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
Ci	Input capacitance	Vi = GND, Vi = 25mVrms, f = 1MHz			6	pF
Co	Output capacitance	Vo = GND, Vo = 25mVrms, f = 1MHz			6	pF

Note 1 : Direction for current flowing into an IC is positive (no mark).

2 : Typical value is Vcc = 3.3V, Ta = 25°C.

3 : Ci, Co are periodically sampled and are not 100% tested.