OCTAL E1 SHORT HAUL LINE INTERFACE UNIT

FEATURES

- ◆ Fully integrated octal E1 short haul line interface which supports 120W E1 twisted pair and 75W E1 coaxial applications
- ♦ Selectable single rail or dual rail mode and AMI or HDB3 line encoder/decoder
- ♦ Built-in transmit pre-equalization meets G.703
- ◆ Selectable transmit/receive jitter attenuator meets ETSI CTR12/13, ITU G.736, G.742 and G.823 specifications
- ◆ SONET/SDH optimized jitter attenuator meets ITU G.783 mapping jitter specification
- Digital/analog LOS detector meets ITU G.775 and ETS 300 233

- ♦ ITU G.772 non-intrusive monitoring for in-service testing for any one of channel1 to channel7
- ♦ Low impedance transmit drivers with tri-state
- Selectable hardware and parallel/serial host interface
- ♦ Local and remote loopback test functions
- ♦ Hitless Protection Switching (HPS) for 1 to 1 protection without relavs
- ◆ JTAG boundary scan for board test
- ♦ 3.3V supply with 5V tolerant I/O
- ♦ Low power consumption
- Operating temperature range: -40°C to +85°C
- ♦ Available in 144-pin Thin Quad Flat Pack (TQFP_144_DA) and 160-pin Plastic Ball Grid Array (PBGA) packages

FUNCTIONAL BLOCK DIAGRAM




Figure - 1. Block Diagram

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGES

JANUARY 2003

DESCRIPTION:

The IDT82V2058 is a single chip, 8-channel E1 short haul PCM transceiver with a reference clock of 2.048MHz. It contains 8 transmitters and 8 receivers.

Both receivers and transmitters can be programmed to work either in single rail mode or dual rail mode. AMI or HDB3 encoder/decoder is selectable in single rail mode. Pre-encoded transmit data in NRZ format can be accepted when the device is configured in dual rail mode. The receivers perform clock and data recovery by using integrated digital phase-locked loop. As an option, the raw sliced data (no retiming) can be output on the receive data pins. Transmit equalization is implemented with low-impedance output drivers that provide shaped waveforms to the transformer, guaranteeing template conformance.

A jitter attenuator is integrated in the IDT82V2058 and can be switched into either the transmit path or the receive path. The jitter at-

tenuation performance meets ETSI CTR12/13, ITU G.736, G.742, and G.823 specifications.

The IDT82V2058 offers hardware control mode and software control mode. Software control mode works with either serial host interface or parallel host interface. The latter works via an Intel/Motorola compatible 8-bit parallel interface for both multiplexed or non-multiplexed applications. Hardware control mode uses multiplexed pins to select different operation mode when host interface is not available to the device.

The IDT82V2058 also provides loopback testing functions and JTAG boundary scan testing functions. As the monitoring function is integrated, IDT82V2058 can be configured as a 7-channel transceiver with non-intrusive protected monitoring points.

The IDT82V2058 can be used for SDH/SONET multiplexers, central office or PBX, digital access cross connects, digital radio base stations, remote wireless modules and microwave transmission systems.

PIN CONFIGURATIONS




Figure - 2. TQFP144 Package Pin Assignment

PIN CONFIGURATIONS (CONTINUED)




Figure - 2b. PBGA160 Package Pin Assignment

PIN DESCRIPTION

N	_	Pin No.		Description	
Name	Туре	QFP144	BGA160	Description	
				Transmit and Receive Line Interface	
TTIP0		45	N5	TTIPn/TRINGn: Transmit Bipolar Tip/Ring for Channel 0~7	
TTIP1		52	L5	These pins are the differential line driver outputs. They will be in high impedance state if pin OE	
TTIP2		57	L10	is low or the corresponding pin TCLKn is low (pin OE is globe control, while pin TCLKn is per-	
TTIP3		64	N10	channel control). In host mode, each pin can be in high impedance state by programming a "1" to	
TTIP4		117	B10	the corresponding bit in Register OE ¹ .	
TTIP5		124	D10		
TTIP6		129	D5		
TTIP7	Analog	136	B5		
	Output				
TRING0		46	P5		
TRING1		51	M5		
TRING2		58	M10		
TRING3		63	P10		
TRING4		118	A10		
TRING5		123	C10		
TRING6		130	C5		
TRING7		135	A5		
RTIP0		48	P7	RTIPn/RRINGn: Receive Bipolar Tip/Ring for Channel 0~7	
RTIP1		55	M7	These pins are the differential line receiver inputs.	
RTIP2		60	M8		
RTIP3		67	P8		
RTIP4		120	A8		
RTIP5		127	C8		
RTIP6	Analog	132	C7		
RTIP7	Input	139	A7		
	Imput				
RRING0		49	N7		
RRING1		54	L7		
RRING2		61	L8		
RRING3		66	N8		
RRING4		121	B8		
RRING5		126	D8		
RRING6		133	D7		
RRING7		138	B7		

¹ Register name is indicated by bold capital letter. **0E**: Output Enable Register.

	_	Pin	No.			D 1.0
Name	Type	QFP144	BGA160			Description
TD0/TDP0		37	N2	TDn: Transm	t Data for Channel	0~7
TD1/TDP1		30	L2	When the devi	ice is in Single Rail n	node, the NRZ data to be transmitted is input on this pin. Data
TD2/TDP2		80	L13			on falling edges of TCLKn, and encoded by AMI or HDB3 line
TD3/TDP3		73	N13	code rules bef	ore being transmitted	I to the line.
TD4/TDP4		108	B13			
TD5/TDP5		101			ar Violation Insertion	
TD6/TDP6		8	D2			ole in Signal Rail mode 2 (see table-1) with AMI enabled. A low-
TD7/TDP7	I	1	B2	to-high transition on this pin will make the next logic one to be transmitted on TDn pin the same polarity as the previous pulse, and violate the AMI rule. This is for testing.		
BPVI0/TDN0		38	N3			
BPVI1/TDN1		31	L3	TDPn/TDNn: Positive/Negative Transmit Data for Channel 0~7		
BPVI2/TDN2		79	L12	When the device is in Dual Rail mode, the NRZ data to be transmitted for positive/negative pulse		
BPVI3/TDN3		72	N12			TDNn are active high and sampled into the device on falling
BPVI4/TDN4		109	B12	edges of TCLKn. The line code in Dual Rail mode is as the follows:		
BPVI5/TDN5		102	D12	i —		utput Pulse
BPVI6/TDN6		7	D3	<u>(</u>		pace
BPVI7/TDN7		144	В3	<u>(</u>		egative Pulse
						ositive Pulse
					l 1 S	pace
					DN 111 6	" TOLK " TOLK
				Pulling pin TDNn high for more than 16 consecutive TCLK clock cycles will configure the corresponding channel into Single Rail mode 1 (see <i>table-1 on Page13</i>).		
TCLK0	ı	36	N1		smit Clock for Chan	
TCLK1	'	29	L1			smitted is input on this pin. The transmit data at TDn/TDPn or
TCLK2		81	L14			a falling edges of TCLKn.
TCLK3		74	N14			an 16 MCLK cycles, the corresponding transmitter is set in
TCLK4		107	B14	Transmit All C	ne (TAO) state (whe	en MCLK is clocked). In TAO state, the TAO generator adopts
TCLK5		100	D14	MCLK as the t		
TCLK6		9	D1			ng transmit channel is set into power down state, while driver
TCLK7		2	B1		ecome high impedan	
						CLKn are summarized as follows:
				MCLK	TCLKn	Transmitter Mode
				Clocked	Clocked	Normal operation
				Clocked	High (≥ 16 MCLK)	Transmit All One (TAO) signals to line side in the corresponding transmit channel.
				Clocked	Low (≥ 64 MCLK)	Corresponding transmit channel is set into power down state.
				High/Low	TCLK1 is clocked	TCLKn is clocked Normal operation
						TCLKn is high
						(≥ 16 TCLK1) side in the corresponding transmit channel.
						TCLKn is low Corresponding transmit channel is set into
						(≥ 64 TCLK1) power down state.
						The receive path is not affected by the status of TCLK1.
						When MCLK is high, all receive paths just slice the incoming
						data stream. When MCLK is low, all the receive paths are
						powered down.
				High/Low	TCLK1 is not	All eight transmitters (TTIPn & TRINGn) will be in high
					available	impedance state.
					(High/Low)	

	_	Pin	No.	
Name	Type		BGA160	Description
RD0/RDP0	0	40	P2	RDn: Receive Data for Channel 0~7
RD1/RDP1		33	M2	In Single Rail mode, the received NRZ data is output on this pin. The data is decoded by AMI or HDB3
RD2/RDP2	Tri-state	77	M13	line code rule.
RD3/RDP3		70	P13	
RD4/RDP4		111	A13	CVn: Code Violation for Channel 0~7
RD5/RDP5		104	C13	In Single Rail mode, the bipolar violation, code violation and excessive zeros will be reported by driving
RD6/RDP6		5	C2	pin CVn to high level for a full clock cycle. However, only bipolar violation is indicated when AMI
RD7/RDP7		142	A2	decoder is selected.
CV0/RDN0		41	P3	RDPn/RDNn: Positive/Negative Receive Data for Channel 0~7
CV1/RDN1		34	М3	In Dual Rail mode with clock recovery, these pins output the NRZ data. A high signal on RDPn
CV2/RDN2		76	M12	indicates the receipt of a positive pulse on RTIPn/RRINGn while a high signal on RDNn indicates the
CV3/RDN3		69	P12	receipt of a negative pulse on RTIPn/RRINGn.
CV4/RDN4		112	A12	The output data at RDn or RDPn/RDNn are valid on the falling edges of RCLK when the CLKE input is
CV5/RDN5		105	C12	in High level, or valid on the rising edges of RCLK when CLKE is Low.
CV6/RDN6		4	C3	In Dual Rail mode without clock recovery, these pins output the raw RZ sliced data. In this data
CV7/RDN7		141	A3	recovery mode, the active polarity of RDPn/RDNn is determined by pin CLKE. When pin CLKE is Low,
				RDPn/RDNn is active low. When pin CLKE is High, RDPn/RDNn is active high.
				In hardware mode, RDn or RDPn/RDNn will remain active during LOS. In host mode, these pins will
				either remain active or insert alarm indication signal (AIS) into the receive path, determined by bit AISE in register CCE (Clobal Configuration register)
				in register GCF (Global Configuration register). RDn or RDPn/RDNn is set into high impedance when the corresponding receiver is power down.
RCLK0	0	39	P1	RCLKn: Receive Clock for Channel 0~7
RCLK1	O	32	M1	In clock recovery mode, this pin outputs the recovered clock from signal received on RTIPn/RRINGn.
RCLK2	Tri-state	78	M14	The received data are clocked out of the device on rising edges of RCLKn if pin CLKE is low, or on
RCLK3		71	P14	falling edges of RCLKn if pin CLKE is high.
RCLK4		110	A14	In data recovery mode, RCLKn is the output of an internal exclusive OR (XOR) which is connected with
RCLK5		103	C14	RDPn and RDNn. The clock is recovered from the signal on RCLKn externally.
RCLK6		6	C1	If receiver n is power down, the corresponding RCLKn is in high impedance.
RCLK7		143	A1	
MCLK	I	10	E1	MCLK: Master Clock
				This is the independent, free running reference clock. A clock of 2.048 MHz is supplied to this pin as the clock reference of the device for normal operation.
				In receive path, when MCLK is high, the device slices the incoming bipolar line signal into RZ pulse
				(Data Recovery mode). When MCLK is low, all the receivers are power down, and the output pins
				RCLKn, RDPn and RDNn are switched to high impedance.
				In transmit path, the operation mode is decided by the combination of MCLK and TCLKn (see TCLKn
				pin description for detail).
				Note that wait state generation via RDY/ACK is not available if MCLK is not provided.
LOS0	0	42	K4	LOSn: Loss of Signal Output for Channel 0~7
LOS1		35		A high level on this pin indicates the loss of signal when there is no transition over a specified period of
LOS2		75		time or hasn't enough ones density in the received signal. The transition will return to low automatically
LOS3		68	K11	when there is enough transitions over a specified period of time with a certain ones density in the
LOS4		113	E11	received signal. The LOS assertion and desertion criteria are described in the <i>Functional Description</i> .
LOS5		106	E12	
LOS6		3	E3	
LOS7		140	E4	

Mana	T	Pin	No.		Description		
Name	Type	QFP144	BGA160		Description		
					are/Host Control Mode		
MODE2	I	11	E2	MODE2: Control Mode Select 2			
			ť		termines which control mode is selected to control the device:		
	(Pulled			MODE2	Control Interface		
	to VDDIO		r	Low Control by Hardware mode			
	/2)			VDDIO/2	Control by Serial Host Interface		
	12)			High	Control by Parallel Host Interface		
					clude MODE[2:0], TS[2:0], LOOP[7:0], CODE, CLKE, JAS and OE.		
				Serial host Interface pins	include $\overline{\text{CS}}$, SCLK, SDI, SDO and $\overline{\text{INT}}$.		
				Parallel host Interface pi	ns include $\overline{\text{CS}}$, A[4:0], D[7:0], $\overline{\text{WR}}/\overline{\text{DS}}$, $\overline{\text{RD}}/\text{R}/\overline{\text{W}}$, ALE/ $\overline{\text{AS}}$, $\overline{\text{INT}}$ and RDY/ $\overline{\text{ACK}}$. The		
					parallel host interface as follows (refer to MODE1 and MODE0 pin descriptions		
			r	below for <u>details):</u>			
	-			MODE[2:0]	Host Interface		
				100	Non-multiplexed Motorola mode interface.		
			T T	101	Non-multiplexed Intel mode interface.		
			+	110	Multiplexed Motorola mode interface.		
		- 10		111	Multiplexed Intel mode interface.		
MODE1	I	43	K2	MODE1: Control Mode			
					e parallel interface operates with separate address bus and data bus when this with multiplexed address and data bus when this pin is High.		
					nardware mode, this pin should be grounded.		
MODE0	ı	88	H12	MODE0: Control Mode			
/CODE	'	00	'''2		el host interface is configured for Motorola compatible hosts when this pin is Low,		
, , , , ,					sts when this pin is High.		
				'	'		
				CODE: Line Code Rule			
					de, the HDB3 encoder/decoder is enabled when this pin is Low, and AMI		
				encoder/decoder is enab	led when this pin is High. The selections affect all the channels.		
					ain ab cold be seemeded		
CS/JAS	- 1	87	J11	In serial host mode, this CS: Chip Select (Active			
CS/JAS	'	01	J 1 1		asserted low by the host to enable host interface. A transition from High to Low		
	(Pulled				for each Read/Write operation and the level must not return to High until the		
	to			operation is over.			
	VDDIO						
	/2)			JAS: Jitter Attenuator Select			
				In hardware control mode, this pin globally determines the Jitter Attenuator position:			
				JAS	Jitter Attenuator (JA) Configuration		
	-			Low	JA in transmit path		
				VDDIO/2	JA not used		
				High	JA in receive path		

Name	Туре	Pin		Description
	1,700		BGA160	·
SCLK /ALE /AS		86	J12	SCLK: Shift Clock In serial host mode, the signal on this pin is the shift clock for the serial interface. Data on pin SDO is clocked out on falling edges of SCLK if pin CLKE is Low, σ on rising edges of SCLK if pin CLKE is High. Data on pin SDI is always sampled on rising edges of SCLK.
				ALE: Address Latch Enable In parallel Intel multiplexed host mode, the address on AD[4:0] is sampled into the device on falling edges of ALE (Signals on AD[7:5] are ignored). In non-multiplexed host mode, ALE should be pulled High.
				AS: Address Strobe (Active Low) In parallel Motorola multiplexed host mode, the address on AD[4:0] is latched into the device on falling edges of \overline{AS} (Signals on AD[7:5] are ignored). In non-multiplexed host mode, \overline{AS} should be pulled High.
				(Note: This pin is ignored in hardware control mode.)
RD/R/W	I	85	J13	RD: Read Strobe (Active Low) In parallel Intel multiplexed or non-multiplexed host mode, this pin is active low for read operation.
				R/W: Read/Write Select In parallel Motorola multiplexed or non-multiplexed host mode, the pin is active low for write operation and high for read operation.
				(Note: This pin is ignored in hardware control mode)
SDI /WR /DS	I	84	J14	SDI: Serial Data Input In serial host mode, this pin input the data to the serial interface. Data on this pin is sampled on rising edges of SCLK.
				WR: Write Strobe (Active Low) In parallel Intel host mode, this pin is active low during write operation. The data on D[7:0] (in non-multiplexed mode) or AD[7:0] (in multiplexed mode) is sampled into the device on rising edges of WR.
				$\overline{ extstyle DS}$: Data Strobe (Active Low) In parallel Motorola host mode, this pin is active low. During a write operation ($R/\overline{W}=0$), the data on D[7:0] (in non-multiplexed mode) or AD[7:0] (in multiplexed mode) is sampled into the device on rising edges of DS. During a read operation ($R/\overline{W}=1$), the data is driven to D[7:0] (in non-multiplexed mode) or AD[7:0] (in multiplexed mode) by the device on rising edges of \overline{DS} . In parallel Motorola non-multiplexed host mode, the address information on the 5 bits of address bus A[4:0] are latched into the device on the falling edge of \overline{DS} .
				(Note: This pin is ignored in hardware control mode)
SDO /RDY /ACK	0	83	K14	SDO: Serial Data Output In serial host mode, the data is output on this pin. In serial write operation, SDO is always in High impedance. In serial read operation, SDO is in High impedance only when SDI is in address/command byte. Data on pin SDO is clocked out of the device on falling edges of SCLK if pin CLKE is Low, or on rising edges of SCLK if pin CLKE is High.
				RDY: Ready Output In parallel Intel host mode, the high level of this pin reports to the host that bus cycle can be completed, while low reports the host must insert wait states.
				ACK: Acknowledge Output (Active Low) In parallel Motorola host mode, the low level of this pin indicates that valid information on the data bus is ready for a read operation or acknowledges the acceptance of the written data during a write operation.

Name	Type	Pin	No.	Description			
	- 7,60	QFP144	BGA160				
ĪNT	0	82	K13	INT: Interrupt (Active Low)			
	Open			• ` `	nterrupt output. Four sources may cause the interrupt (refer		
	Drain			to Interrupt Handling of Function			
LP7/D7/AD7	I/O	28	K1	LPn: Loopback Select 7~0			
LP6/D6/AD6	"0	27	J1	•	n configures the corresponding channel in different loopback		
LP5/D5/AD5	Tri-State	26	J2	mode, as follows:			
LP4/D4/AD4	ວເຜເວ	25	J3	LPn Loopback Configuration			
LP3/D3/AD3		24	J4	Low Remote Loopback			
LP2/D2/AD2		23	H2	VDDIO/2 Remote Loopback No Loopback			
LP1/D1/AD1		22	H3	High	Analog Loopback		
LP0/D0/AD0		21	G2	Refer to Loopback Configuration	of Functional Description for details.		
				Dn: Data Bus 7~0			
				In non-multiplexed host mode, the	se pins are the bi-directional data bus.		
				ADn: Address/Data Bus 7~0			
					ins are the multiplexed bi-directional address/data bus.		
				ini malapiesea nost mode, triese p	וווס מוב נוופ ווועונוףופגפע טויעוופטנוטוומו מעעופטקעמנמ DUS.		
				In serial host mode, these nins sh	ould be arounded		
A4	ı	12	F4	In serial host mode, these pins should be grounded. MCn: Performance Monitor Configuration 4~0			
MC3/A3		13	F3	In hardware control mode, A4 must be connected to GND. MC[3:0] are used to select one			
MC2/A2		14	F2		nel 1 to 7 for non-intrusive monitoring. Channel 0 is used as		
MC1/A1		15	F1		nitter is monitored, signals on the corresponding pins TTIPn		
MC0/A0		16	G3	=	tted to RTIP0 and RRING0. If a receiver is monitored, signals		
IVICUIAU		10	03	•	and RRINGn are internally transmitted to RTIP0 and RRING0.		
					it in receiver 0 can then output the monitored clock to pin		
				•	ata to RDP0 and RDN0 pins. The signals monitored by cha-		
					NG0 by activating the remote loopback in this channel.		
					determined by MC[3:0] is shown below. Note that if MC[2:0]		
				= 000, the device is in normal ope	ration of all the channels.		
				MC[3:0]	Monitoring Configuration		
				0000	Normal operation without monitoring		
				0001	Monitoring receiver 1		
				0010	Monitoring receiver 2		
				0011	Monitoring receiver 3		
				0100	Monitoring receiver 4		
				0101 0110	Monitoring receiver 5		
				0111	Monitoring receiver 6 Monitoring receiver 7		
				1000	Normal operation without monitoring		
				1001	Monitoring transmitter 1		
				1010	Monitoring transmitter 2		
				1011 Monitoring transmitter 3			
				1100 Monitoring transmitter 4			
				1101 Monitoring transmitter 5			
				1110 Monitoring transmitter 6			
				1111 Monitoring transmitter 7			
				A. Adda B. 4.5			
				An: Address Bus 4~0	Hall boot interface approton with assessed address and date		
					llel host interface operates with separate address and data is pin is the address bus of the host interface.		
				pus. III tilis mode, tile signal on till	ים אווי ום נוום מעטובסם מעם טו נוום ווטפנ ווונפוומנים.		

	_	Pin	No.	December 1			
Name	Type		BGA160	Description			
OE	I	114	E14	OE: Output Driver Enable Pulling this pin to low can make all driver output into high impedance state immediately for redundancy application without external mechanical relays. In this condition, all the other internal circuits remain active.			
CLKE	I	115	E13	CLKE: Clock Edge Select The signal on this pin determins the active edge of RCLKn and SCLK in clock recovery mode, or determines the active level of RDPn and RDNn in the data recovery mode. (Refer to Functional Description and Table-2).			
L				JTAG Signals			
TRST	I Pull up	95	G12	TRST: JTAG Test Port Reset (Active Low) This is the active low asynchronous reset to the JTAG Test Port. This pin has an internal pullup resistor and it can be left disconnected.			
TMS	I Pull up	96	F11	TMS: JTAG Test Mode Select The signal on this pin controls the JTAG test performance and is clocked into the device on rising edges of TCK. This pin has an internal pullup resistor and it can be left disconnected.			
TCK	I	97	F14	TCK: JTAG Test Clock This pin input the clock of the JTAG Test. The data on TDI and TMS are clocked into the device on rising edges of TCK, while the data on TDO is clocked out of the device on falling edges of TCK.			
TDO	O Tri-state	98	F13	TDO: JTAG Test Data Output This pin output the serial data of the JTAG Test. The data on TDO is clocked out of the device on falling edges of TCK. TDO is a Tri-state output signal. It is active only when scanning of data is out.			
TDI	I Pull up	99	F12	TDI: JTAG Test Data Input This pin input the serial data of the JTAG Test. The data on TDI is clocked into the device on rising edg of TCK. This pin has an internal pullup resistor and it can be left disconnected.			
IC	-	93	G13	IC: Internal Connected (Leave it open for normal operation.)			
IC	-	94	H13	IC: Internal Connected (Leave it open for normal operation.)			
				Supplies and Grounds			
VDDIO	-	17	G1	3.3V I/O Power Supply			
GNDIO	-	92 18 91	G14 G4 G11	I/O GND			
VDDT0	-	44		3.3V / 5V Power Supply for Transmitter Driver			
VDDT1		53	L4,M4	All VDDT pins must be connected to either 3.3V or 5V. It is not allowed to leave any of the VDDT pins			
VDDT2		56		open (not-connected) even if the channel is not used.			
VDDT3 VDDT4		65 116	N11,P11 A11,B11				
VDDT4		125	C11,D11				
VDDT6		128	C4,D4				
VDDT7		137	A4,B4				
GNDT0	-	47	N6,P6	Analog GND for Transmitter Driver			
GNDT1		50	L6,M6				
GNDT2		59	L9,M9				
GNDT3 GNDT4		62 119	N9,P9 A9,B9				
GND14 GNDT5		122	C9,D9				
GNDT6		131	C6,D6				
GNDT7		134	A6,B6				
VDDD VDDA	-	19 90	H1 H14	3.3V Digital / Analog Core Power Supply			
GNDD GNDA	-	20 89	H4 H11	Digital / Analog Core GND			

FUNCTIONAL DESCRIPTION

OVERVIEW

The IDT82V2058 is a fully integrated octal short-haul line interface unit, which contains eight transmit and receive channels for use in E1 applications. The receiver performs clock and data recovery. As an option, the raw sliced data (no retiming) can be output to the system. Transmit equalization is implemented with low-impedance output drivers that provide shaped waveforms to the transformer, guaranteeing template conformance. A selectable jitter attenuation may be placed in the receive path or the transmit path. Moreover, multiple testing functions, such as error detection, loopback and JTAG boundary scan are also provided. The device is optimized for flexible software control through a serial or parallel host mode interface. Hardware control is also available. *Figure-1* shows One of the Eight Identical Channels operation.

SYSTEM INTERFACE

The system interface of each channel can be configured to operate in different modes:

- 1. Single Rail interface with clock recovery.
- 2. Dual Rail interface with clock recovery.
- 3. Dual Rail interface with data recovery (that is, with raw data slicing only and without clock recovery).

Therefore, each signal pin on system side has multiple functions depending on which operation mode the device is in.

Dual Rail interface consists of TDPn¹, TDNn, TCLKn, RDPn, RDNn and RCLKn. Data transmitted from TDPn and TDNn appears on TTIPn and TRINGn at the line interface; data received from the RTIPn and RRINGn at the line interface are transferred to RDPn and RDNn while the recovered clock extracting from the received data stream outputs on RCLKn. In Dual Rail operation, the clock/data recovery mode is selectable. Dual Rail interface with clock recovery shown in *Figure-3* is a default configuration mode. Dual Rail interface with data recovery is shown in *Figure-4*. Pin RDPn and RDNn, in this condition,

are raw RZ slice output and internally connected to an EXOR which is fed to the RCLKn output for external clock recovery applications.

In Single Rail mode, data transmitted from TDn appears on TTIPn and TRINGn at the line interface. Data received from the RTIPn and RRINGn at the line interface appears on RDn while the recovered clock extracting from the received data stream outputs on RCLKn. When the device is in Single Rail interface, the selectable AMI or HDB3 line encoder/decoder is available and any code violation in the received data will be indicated at the CVn pin. The Single Rail mode can be divided into 2 sub-modes. Single Rail mode1, whose interface is composed of TDn, TCLKn, RDn, CVn and RCLKn, is realized by pulling pin TDNn to high for more than 16 consecutive TCLK cycles. Single Rail mode 2, whose interface is composed of TDn, TCLKn, RDn, CVn, RCLKn and BPVIn, is realized by setting bit CRS in e-CRS² and bit SING in e-SING. The difference between them is that, in the latter mode bipolar violation can be inserted via pin BPVIn if AMI line code is selected.

The configuration of different system interface is summarized in *Table-1*.

CLOCK EDGES

The active edge of RCLK and SCLK(serial interface clock) are also selectable. If pin CLKE is Low, the active edge of RCLK is the rising edge, as for SCLK, that is falling edge. On the contrary, if CLKE is High, the active edge of RCLK is the falling edge and that of SCLK is rising edge. Pins RDn/RDPn, CVn/RDNn and SDO are always active high, and those output signals are valid on the active edge of RCLK and SCLK respectively. See *Table-2* for details. However, in dual rail mode without clock recovery, pin CLKE is used to set the active level for RDPn/RDNn raw slicing output: High for active high polarity and Low for active low. It should be noted that data on pin SDI are always active high and is sampled on the rising edge of SCLK. The data on pin TD/TDP or BPVI/TDN are also always active high but is sampled on the falling edge of TCLK, despite the level on CLKE.




Figure - 3. Dual Rail Interface with Clock Recovery 3

NOTE:

- 1. The footprint 'n' (n = 0 7) indicates one of the eight channels
- 2. The first letter "e-"indicates expanded register.
- 3. The grey blocks are bypassed and the dotted blocks are selectable




Figure - 4. Dual Rail Interface with Data Recovery




Figure - 6. Single Rail Mode

TABLE - 1a. SYSTEM INTERFACE CONFIGURATION (Host Mode)

			Host Mode	
MCLK	TDNn	CRSn in e-CRS	SINGn in e-SING	Interface
clocked	Н	0	0	Single Rail mode 1
clocked	pulse	0	1	Single Rail mode 2
clocked	pulse	0	0	Dual Rail with Clock Recovery
clocked	pulse	1	0	Dual Rail with Data Recovery
Н	pulse	-	-	Receive just slice the incoming data.
				Transmit is determined by the status of TCLKn.
L	pulse	-	-	Receive is power down.
				Transmit is determined by the status of TCLKn.

TABLE - 1b. SYSTEM INTERFACE CONFIGURATION (Hardware Mode)

	Hardware Mode				
MCLK TDNn Interface					
clocked	H (≥16 MCLK)	Single Rail mode 1			
clocked	pulse	Dual Rail with Clock Recovery			
Н	H pulse Receive just slice the incoming data. Transmit is determined by the status of TCLKn.				
L	pulse	Receive is power down. Transmit is determined by the status of TCLKn.			

TABLE - 2. ACTIVE CLOCK EDGE AND ACTIVE LEVEL

Di- OLIVE	RD/RI	DP and CV/RDN		cp.o		
Pin CLKE	Clock reco	very	Slicer output	SDO		
Low	RCLK	Active High	Active Low	SCLK	Active High	
High	RCLK	Active High	Active High	SCLK	Active High	

RECEIVER

In receive path, the line signals couple into RRINGn and RTIPn via a transformer and are converted into RZ digital pulses by a data slicer. Adaptation for attenuation is achieved using an integral peak detector that sets the slicing levels. Clock and data are recovered from the received RZ digital pulses by a digital phase-locked loop that provides excellent jitter accommodation. After passing through the selectable jitter attenuator, the recovered data are decoded using HDB3 or AMI line code rules and clocked out of pin RDn in single rail mode, or presented on RDPn/RDNn in an undecoded dual rail NRZ format. Loss of signal, alarm indication signal, line code violations and excessive zero are detected. These various changes in status may be enabled to generate interrupts.

Peak Detector and Slicer

The slicer determines the presence and polarity of the received pulses. In data recovery mode, the raw positive slicer output appears on RDPn while the negative slicer output appears on RDNn. In clock and data recovery mode, the slicer output is sent to Clock and Data Recovery circuit for abstracting retimed data and optional decoding. The slicer circuit has a built-in peak detector from which the slicing threshold is derived. The slicing threshold is default to 50% (typical) of the peak value.

Signals with an attenuation of up to 12 dB (from 2.4V) can be recovered accurately by the receiver. To provide immunity from impulsive noise, the peak detectors are held above a minimum level of 0.150 V typically, despite the received signal level.

Clock and Data Recovery

The function of Clock and Data Recovery is accomplished by Digital Phase Locked Loop (DPLL). The DPLL is clocked 16 times of the received clock rate, i.e. 32.768 MHz in E1 mode. The recovered data and clock from DPLL is then sent to the selectable Jitter Attenuator or decoder circuit for further processing.

The clock recovery and data recovery mode can be selected on per channel basis by setting the bit CRSn in **e-CRS**. When bit CRSn is defaulted to '0', the corresponding channel operates in data and clock recovery mode. The recovered clock is output on pin RCLKn and retimed NRZ data are output on pin RDPn/RDNn in dual rail mode or on RDn in single rail mode. When CRSn is '1', dual rail with data recovery mode is enabled in the corresponding channel and the clock recovery function is bypassed. In this condition, the analog line signal are converted to RZ digital bit streams on the RDPn/RDNn pins and internally connected to an EXOR which is fed to the RCLKn output for external clock recovery applications.

Moreover, Pulling MCLK to H level, all the receivers will enter the dual rail with data recovery mode. In this case, **e-CRS** is ignored.

HDB3/AMI Line Code Rule

Selectable HDB3 or AMI line coding/decoding is provided when the device is configured in single rail mode. HDB3 rules is enabled by setting bit CODE in register **GCF** (global control configuration) to '0' or pulling pin CODE to Low. AMI rule is enabled by setting bit CODE in **GCF** to '1' or pulling pin CODE to High. All the setting above are effected to eight channels.

Individual line code rule selection for each channel, if need, is available by setting bit SINGn in **e-SING** to '1' (to activate bit CODEn in **e-CODE**) and programming bit CODEn to select line code rules in the corresponding channel: '0' for HDB3, while '1' for AMI. In this case, the value in bit CODE in **GCF** or pin CODE for global control is unaffected in the corresponding channel and only affect in other channels.

In dual rail mode, the decoder/encoder are bypassed. Bit CODE in **GCF**, bit CODEn in **e-CODE** and pin CODE are ignored.

The configuration of the Line Code Rule is summarized in Table-3.

TABLE - 3. CONFIGURATION OF THE LINE CODE RULE

Hardware Mode				
CODE	Line Code Rule			
L	All channels in HDB3			
Н	All channels in AMI			

	Host Mode							
CODE in GCF	CODEn in e-CODE	SINGn in e-SINGn	Line Code Rule					
0	0 / 1	0	All channels in LIDD?					
0	0	1	All channels in HDB3					
1	0 / 1	0	All alamanda in ANAL					
1	1	1	All channels in AMI					
0	1	1	CHn in AMI					
1	0	1	CHn in HDB3					

TABLE - 4. LOS CONDITION IN CLOCK RECOVERY MODE

		STAND	Signal on		
		G.775 for E1	ETSI 300233 for E1	pin LOSn	
LOS	Continuous Intervals	32	2048 (1 ms)	Н	
Detected	Amplitude	below typ. 310mV (Vpp)	below typ. 310mV (Vpp)	ı '' l	
LOS	Density	12.5% (4 marks in a sliding 32-bit period)	12.5% (4 marks in a sliding 32-bit period)		
	Delisity	with no more that 15 continuous zeros	with no more than 15 continuous zeros	L	
Cleared	Amplitude	exceed typ. 540mV (Vpp)	exceed typ. 540mV (Vpp)		

Loss of Signal (LOS) Detection

The Loss of Signal Detector monitors the amplitude and density of the received signal on Receiver line before the transformer (measured on port A, B in Figure 12). The loss condition is reported by pulling pin LOSn to high. In the same time, LOS alarm registers track LOS condition. When LOS detected or cleared, an interrupt will generate if not masked. In host mode, the detection supports the ITU-G.775 and ETSI 300233. In hardware mode, it only supports the ITU-G.775 specification.

Table-4 summarizes the conditions of LOS in clock recovery mode.

In data recovery mode, the LOS condition is cleared upon detecting the signal level exceeds 540mV.

During LOS, the RDPn/RDNn output the sliced data when bit

AISE(Alam Indication Signal Enable) in register **GCF** is 0 or output all ones as AIS (Alarm Indication Signal) when bit AISE is set to 1; The RCLKn is replaced by MCLK only if the AISE is set.

Alarm Indication Signal Detection (AIS)

Alarm Indication Signal is available only in host mode with clock recovery, as *Table-5* shows.

Error Detection

The device can detects excessive zero, bipolar violations and HDB3 code violations, refer to *figure-7*, 8, 9. All the three kinds of errors are reported in both host mode and hardware mode with HDB3 line code rule is used. Moreover, in host mode, the expanded registers **e-CZER** and **e-CODV** are used to determine whether the excessions.

TABLE - 5. AIS CONDITION

	ITU G.755 for E1 (register LAC defaulted to 0)	ETSI 300233 for E1 (register LAC is 1)
AIS Detected	Less than 3 zeros contained in each of two consecutive	Less than 3 zeros contained in a 512-bit stream
Alo Delected	512-bit stream are received	are received
AIS Cleared	3 or more zeros contained in each of two consecutive	3 or more zeros contained in a 512-bit stream
Alo Cleared	512-bit stream are received	are received

TABLE - 6. ERROR DETECTION

Hardv	vare Mode	Host Mode						
Line Code	Pin CVn Reports	Line Code	CODVn in e-CODV	CZERn in e-CZER	Pin CVn Reports			
AMI	Bipolar Violation	AMI	-	-	Bipolar Violation			
	Bipolar Violation		0	0	Bipolar Violation + Code Violation			
HDB3	+ Code Violation + Excessive Zero	+ Code Violation	HDB3	0	1	Bipolar Violation + Code Violation + Excessive Zero		
11000			1 0 Bipolar Violation		Bipolar Violation			
			1	1	Bipolar Violation + Excessive Zero			




Figure - 7. AMI Bipolar Violation




Figure - 8. HDB3 Code Violation & Excessive Zero

sive zero and code violation are reported respectively. When configured in AMI decoding mode, only bipolar violation can be reported.

The error detection is available only in single rail mode where the pin RDNn/CVn is used as error report output (CVn pin).

The configuration and report status of error detection are summarized in *Table-6*.

TRANSMITTER

In transmit path, data in NRZ (non return to zero) format are clocked into the device on TDn and encoded by AMI or HDB3 line code rules when single rail mode is configured or pre-encoded data in NRZ format are input on TDPn and TDNn when dual rail mode is configured. The data are sampled into the device on falling edges of TCLKn. Jitter attenuator, if enabled, is provided with a FIFO which the data to be transmitted are passing through. A low jitter clock is generated by an integral digital phase-locked loop and is used to read data from the FIFO. The shape of the pulses should meet the E1 pulse template after the signal is passed through different cable types. Bipolar violation, for diagnosing, can be inserted on pin BPVIn if AMI line code rule is enabled.




Figure - 9. CEPT Waveform Template

Waveform Shaper

E1 pulse template, specified in ITU-T G.703, is shown in Figure-9. The device has built-in transmit waveform templates for cable of 75Ω or 120Ω .

The built-in waveform shaper use an internal high frequency clock which is 16XMCLK as clock reference. This function will be bypassed when MCLK is unavailable.

Bipolar Violation Insertion

When configured in single rail mode 2 with AMI line code enabled, pin TDNn/BPVIn is used as BPVI input. A low-to-high transition on this pin inserts a bipolar violation on the next available mark in the transmit data stream. Sampling occurs on the falling edge of TCLK. But in TAOS with analog loopback mode and remote loopback mode, the BPVI is disabled. In TAOS with digital loopback mode, the BPVI is looped back to system side, so the data to be transmitted on TTINGn and TRINGn are all ones with no bipolar violation.

JITTER ATTENUATOR

The jitter attenuator is provided for narrow-band width jitter transfer and can be selected to work either in transmit path or in receive path or not used. The selection is accomplished by setting pin JAS in hardware mode or configuring bits JACF1 and JACF0 in register **GCF** in host mode which are both effected to all the channels.

For applications which require line synchronization, the line clock is need to be extracted for the internal synchronization, the jitter attenuator is set in the receive path. Another use of the jitter attenuator is to provide clock smoothing in the transmit path for applications such as synchronous/asynchronous demultiplexing applications. In these applications, TCLK will have an instantaneous frequency that is higher than the nominal E1 data rate and in order to set the average long-term TCLK frequency within the transmit line rate specifications, periods of TCLK are suppressed (gapped).

The jitter attenuator integrates a FIFO which can accommodate a gapped TCLK. In host mode, the FIFO length can be 32 X 2 or 64 X 2 bits by programming bit JADP in **GCF**. In hardware mode, it is fixed to 64 X 2 bits. The FIFO length determines the maximum permissible gap width (see *table-7*), exceeding these values will cause FIFO overflow or underflow. The data is 16 or 32 bits' delay through the jitter

attenuator in the corresponding transmit or receive path. The constant delay feature is crucial for the applications requiring "hitless" switching.

In host mode, bit JABW in **GCF** determines the jitter attenuator 3dB corner frequency (fc). In hardware mode, the fc is fixed to 1.7Hz. Generally, the lower the fc is, the higher the attenuation. However, lower fc comes at the expense of increased acquisition time. Therefore, the optimum fc is to optimize both the attenuation and the acquisition time. In addition, the longer FIFO length results in an increased throughput delay and also influences the 3dB corner frequency. Generally, it's recommended to use the lower corner frequency and the shortest FIFO length that can still meet jitter attenuation requirements.


The output jitter specifications include: ITU-T G.736, ITU-T G.742, ITU-T G.783 and ETSI CTR 12/13.

TABLE - 7. GAP WIDTH LIMITATION

FIFO Length	Max. Gap Width				
64 bit	56 UI				
32 bit	28 UI				

TABLE - 8. EXTERNAL COMPONENTS VALUES

Component	75 W Coax	120 W Twisted Pair				
R_T	$9.5\Omega \pm 1\%$	$9.5\Omega\pm1\%$				
R_R	$9.31\Omega \pm 1\%$	$15\Omega \pm 1\%$				
Ср	2200pf					
D1 – D4	Nihon Inter Electronics - Motorola -	EP05Q03L, 11EQS03L, EC10QS04, EC10QS03L MBR0540T1				



NOTE

- 1. Pulse T1124 transformer is recommended to use in Standard (STD) operating temperature range (0° to 70°C), while Pulse T1114 transformer is recommended to use in Extended (EXT) operating temperature range is -40° to +85°C. See Transformer Specifications Table for details.
- 2. Typical value. Adjust for actual board parasitics to obtain optimum return loss.
- 3. Common decoupling capacitor for all VDDT and GNDT pins.

Figure - 10. External Transmit/Receive Line Circuitry

TABLE - 9. TRANSFORMER SPECIFICATIONS

	Electrical Specification @ 25 °C													
Part No. Turns Ratio (Pri: sec±2%) OCL @ 25°C (mH MIN) L _L (μH MAX)							Cw/w (p	F MAX)	Package/					
STD Temp.	EXT Temp.	Transmit	Receive	Transmit	Receive	Transmit	Receive	Transmit	Receive	Schematic				
T1124	T1114	1:2CT	1CT:2	1.2	1.2	.6	.6	35	35	TOU/3				

cally.

LINE INTERFACE CIRCUITRY

The transmit and receive interface RTIP/RRING and TTIP/TRING connections provide a matched interface to the cable. *Figure-12* shows the appropriate external components to connect with the cable for one transmit/receive channel. *Table-8* summarizes the component values based on the specific application.

TRANSMIT DRIVER POWER SUPPLY

The nominal transmit driver power supply must be 5.0V or 3.3V. Despite of the power supply voltage, the $75\Omega/120\Omega$ lines are driven through 9.5Ω series resistors and a 1:2 transformer.

However, in harsh cable environment, series resistors are required to improve the transmit return loss performance and protect the device from surges coupling into the device.

SHORT CIRCUIT MONITOR

An internal Short Circuit Monitor (**SCM**), parallelly connected with TTIPn and TRINGn, can detect short circuit in the transmit line side.

Bit SCPB in Register **GCF** decides whether the output driver short-circuit protection is enabled. (Refer to **Programming Information**). When it is enabled, the max driver's output current is limited to 150mA.

LINE PROTECTION

In transmit side, the Schottky diodes D1~D4 are required to protect the line driver and improve the design robustness. In receive side, the series resistors of $1k\Omega$ are used to protect the receiver against current surges coupled in the device. It does not affect the receiver sensitivity, since the receiver impedance is as high as $120k\Omega$ typi-

HITLESS PROTECTION SWITCHING (HPS)

The IDT82V2048 tranceivers include an output driver tristatability feature for T1/E1 redundancy applications. This feature greatly reduces the cost of implementing redundancy protection by eliminating external relays. Details of HPS will be described in relative Application Note.

RESET

Writing register RS can cause software reset by initiating about 1 μ s reset cycle. This operation set all the registers to their default value.

POWER UP

During power up, an internal reset signal sets all the registers to default values. This procedure takes at least 2 machine cycles.

POWER DOWN

Each transmitter channel will power down by pulling pin TCLKn to low for more than 64 MCLK cycles (if MCLK is available) or about 30us (when MCLK is not available). Each transmitter channel will also power down by setting bit TPDNn in **e-TPDN** to 1.

All the receivers will power down when MCLK is Low. When MCLK is clocked or High, setting bit RPDNn in **e-RPDN** to '1' will configure the corresponding receiver to power down.

INTERFACE WITH 5V LOGIC

The IDT82V2048 can interface directly with 5V TTL family devices. The internal input pads are tolerant to 5V output from TTL and CMOS family devices.




Figure - 11. Digital Loopback

LOOPBACK MODE

The device provides four different diagnostic loopback configurations: Digital Loopback, Analog Loopback, Remote Loopback and Dual Loopback. In host mode, these functions are implemented by programming the registers **DLB**, **ALB** or **RLB**. In hardware mode, only analog loopback and remote loopback can be selected by pulling pin LPn to High and Low respectively.

Digital Loopback

By programming the bits of register **DLB**, each channel of the device can be set in Local Digital Loopback. In this configuration, the data and clock to be transmitted, after passing the encoder, is looped back to jitter attenuator (if enabled) and decoder in the receive path, then output on RCLKn, RDn/RDPn and CVn/RDNn. The data to be transmitted are still output on TTIPn and TRINGn while the data received on RTIPn and RRINGn are ignored. The Loss Detector is still in use. *Figure-11* shows the process.

Analog Loopback

By programming the bits of **ALB** register or pulling pin LPn to High, each channel of the device can be set in Analog Loopback. In this configuration, the data to be transmitted output from the line driver are internally looped back to the slicer and peak detector in the receive path and output on RCLKn, RDn/RDPn and CVn/RDNn. The data to be transmitted are still output on TTIPn and TRINGn while the data received on RTIPn and RRINGn are ignored. The Loss Detector is still in use. *Figure-12* shows the process.

The TTIPn and RTIPn, TRINGn and RRINGn cannot be connected directly to do the external analog loopback test. Line impedance loading is required to conduct the external analog loopback test.

Remote Loopback

By programming the bits of **RLB** register or pulling pin LPn to Low, each channel of the device can be set in Remote Loopback. In this configuration, the data and clock recovered by the Clock and Data Recovery circuits are looped to waveform shaper and output on TTIPn and TRINGn. The jitter attenuator is also included in loopback when enabled in the transmit or receive path. The received data and clock are still output on RCLKn, RDn/RDPn and CVn/RDNn while the data to be transmitted on TCLKn, TDn/TDPn and BPVIn/TDNn are ignored. The Loss Detector is still in use. *Figure-13* shows the process.

Dual Loopback

Dual Loopback mode is set by setting both bit DLBn in register **PLB** and bit RLBn in register **RLB** to '1'. In this configuration, after passing the encoder, the data and clock to be transmitted are looped back to decoder directly and output on RCLKn, RDn/RDPn and CVn/RDNn. The recovered data from RTIPn and RRINGn are looped back to waveform shaper through JA (if selected) and output on TTIPn and TRINGn. The Loss Detector is still in use. *Figure-14* shows the process.

Transmit All Ones

In hardware mode, the TAOS mode is set by pulling TCLKn High for more than 16 MCLK cycles. In host mode, TAOS mode is set by programming register **TAO**. In addition, automatic TAO signals are inserted by setting register **ATAO** when Loss of Signal occurs. Note that the TAOS generator adopts MCLK as a timing reference. In order to assure that the output frequency is within specification limits, MCLK must have the applicable stability.

This TAOS mode and Digital Loopback or Analog Loopback can be configured simultaneously. *Figure-15* shows their process.




Figure - 12. Analog Loopback




Figure - 13. Remote Loopback




Figure - 14. Dual Loopback




Figure - 15a. TAOS Data Path




Figure - 15b. TAOS with Digital Loopback




Figure - 15c. TAOS with Analog Loopback

HOST INTERFACES

in the device. The interface consists of serial host interface and parallel host interface. By pulling pin MODE2 to VDDIO/2 or to High, the device can be set to work in serial mode and in parallel mode respectively.

Parallel Host Interface

The interface is compatible with Motorola or Intel host. Pins INTERRUPT HANDLING MODE1 and MODE0 are used to select the operating mode of the parallel host interface. When pin MODE1 is pulled to Low, the host Interrupt Sources uses separate address bus and data bus. When High, multiplexed address/data bus is used. When pin MODE0 is pulled to Low, the parallel host interface is configured for Motorola compatible hosts. When High, for Intel compatible hosts. This is well described in the Pin Description. The host interface pins in each operation mode is tabu- or absence of a LOS condition. lated in Table-10.

Serial Host Interface


By pulling pin MODE2 to VDDIO/2, the device operates in the serial The host interface provides access to read and write the registers host Mode. In this mode, the registers are accessible through a 16-bit word which contains an 8-bit command/address byte (bit R/W and 5-address-bit A1~A5, A6 and A7 are ignored) and a subsequent 8-bit data byte (D0~D7). When bit R/W is 1, data is read out at pin SDO. When bit R/\overline{W} is 0, data is written into pin SDI to the register which is indicated by address bits A5~A1.

There are three kinds of interrupt sources:

1. Status change in the **LOS** (Loss of Signal) Status Register(04H). The analog/digital loss of signal detector continuously monitors the received signal to update the specific bit in LOS which indicates presence

TABLE - 10. PARALLEL HOST INTERFACE PINS

MODE[2:0]	Host interface	Generic control, data, and output pin name
100	Non-multiplexed Motorola interface	CS, ACK, DS, R/W, AS, A[4:0], D[7:0], INT
101	Non-multiplexed Intel interface	CS, RDY, WR, RD, ALE, A[4:0], D[7:0], INT
110	Multiplexed Motorola interface	CS, ACK, DS, R/W, AS, AD[7:0], INT
111	Multiplexed Intel interface	CS, RDY, WR, RD, ALE, AD[7:0], INT



NOTE

- 1. While R/W=1, read from IDT82V2058; While R/W=0, write to IDT82V2058.
- 2. Ignored.

Figure - 16. Serial Host Mode Timing

- 2. Status change in the **SC** (Short Circuit) Status Register(05H). The automatic power driver circuit continuously monitors the output drivers signal to update the specific bit in **SCM** which indicates presence or absence of the transmit line side short circuit condition.
- 3. Status change in the **AIS** (Alarm Indication Signal) Status Register(13H). The AIS detector monitors the received signal to update the specific bit in **AIS** which indicates presence or absence of a AIS condition.

Interrupt Enable

The IDT82V2058 provides a latched interrupt output ($\overline{\text{INT}}$) and the three kinds of interrupts are all reported by this pin. When the Interrupt Mask register (LOSM, SCM and AISM) is set to '1', the Interrupt Status register (LOSI, SCI and AISI) is enabled respectively. Whenever there is a transition ('0' to '1' or '1' to '0') in the corresponding Status register, the Interrupt Status register will change into '1', which means an interrupt occurs, and there will be a transition from high to low on $\overline{\text{INT}}$. An external pull-up resistor of approximately $10\text{k}\Omega$ is required to support the wire-OR operation of $\overline{\text{INT}}$. When any of the three Interrupt Mask registers is set to '0' (the power-on default value is '0'), the corresponding Interrupt Status register is disabled and the transition on status register is ignored.

Interrupt Clearing

When an interrupt occurs, the Interrupt Status registers (LOSI, SCI and AISI) are read to identify the interrupt source. And these registers will be cleared to '0' after the corresponding Status register (LOS, SC and AIS) being read. The Status registers will be cleared once the corresponding conditions are met.

Pin INT is pulled High when there are no pending interrupt left. The interrupt handling in the interrupt service routine is showed *Figure-17*.




Figure - 17. Interrupt Service Routine

G.772 MONITORING

The eight channels of IDT82V2058 can all be configured to work as regular transceivers. In applications using only seven channels (channels 1 to 7), channel 0 is configured to non-intrusively monitor any of the other channels' inputs or outputs on the line side. The monitoring is non-intrusive per ITU-T G.772. Figure-17 shows the Monitoring Principle. The receiver or transmitter path to be monitored is configured by pin MC[0:3] in hardware mode or by **PMON** in host mode (refer to *Programming Information* for details).

The signal which is monitored goes through the clock and data

recovery circuit of channel 0. The monitored clock can output on RCLK0 which can be used as a timing interfaces derived from E1 signal. The monitored data can be observed digitally at the output pin RCLK0, RD0/RDP0 and RDN0. LOS detector is still in use in channel 0 for the monitored signal.

In monitoring mode, channel 0 can be configured to the Remote Loopback. The signal which is being monitored will output on TTIP0 and TRING0. The output signal can then be connected to a standard test equipment with an E1 electrical interface for non-intrusive monitoring.




Figure - 17. Monitoring Principle

PROGRAMMING INFORMATION

REGISTER LIST AND MAP

There are 21 primary registers (including an Address Pointer Control Register), including 8 expanded registers in the device.

Whatever the control interface is, 5 address bits are used to set the registers. In non-multiplexed parallel interface mode, the five dedicated address bits are A[4:0]. In multiplexed parallel interface mode, AD[4:0]

carries the address information. In serial interface mode, A[5:1] are used to address the register.

The Address Pointer Control Register (**ADDP**), addressed as 11111 or 1F Hex, switches between primary registers bank and expanded registers bank.

By setting the content of **ADDP** to AAH, the 5 address bits point to the expanded register bank, that is, 16 expanded registers are then available to access. By clearing ADDP, the primary registers are accessible again.

TABLE - 11. PRIMARY REGISTER LIST

	Addres	SS								
Hex	serial interface A7-A1	parallel interface A7-A0	Register	R/W	Explanation					
00	XX00000	XXX00000	ID	R	Device ID Register					
01	XX00001	XXX00001	ALB	R/W	Analog Loopback Configuration Register					
02	XX00010	XXX00010	RLB	R/W	Remote Loopback Configuration Register					
03	XX00011	XXX00011	TAO	R/W	Transmit All One Code Configuration Register					
04	XX00100	XXX00100	LOS	R	Loss of Signal Status Register					
05	XX00101	XXX00101	SC	R	Short Circuit Status Register					
06	XX00110	XXX00110	LOSM	R/W	LOS Interrupt Mask Register					
07	XX00111	XXX00111	SCM	R/W	Short Circuit Interrupt Mask Register					
80	XX01000	XXX01000	LOSI	R	LOS Interrupt Status Register					
09	XX01001	XXX01001	SCI	R	Short Circuit Interrupt Status Register					
0A	XX01010	XXX01010	RS	W	Software Reset Register					
0B	XX01011	XXX01011	PMON	R/W	Performance Monitor Configuration Register					
0C	XX01100	XXX01100	DLB	R/W	Digital Loopback Configuration Register					
0D	XX01101	XXX01101	LAC							
0E	XX01110	XXX01110	ATAO	y v						
0F	XX01111	XXX01111	GCF	R/W	Global Configuration Register					
10	XX10000	XXX10000			Reserved					
11	XX10001	XXX10001			Reserved					
12	XX10010	XXX10010	0E	R/W	Output Enable Configuration Register					
13	XX10011	XXX10011	AIS	R	AIS Status Register					
14	XX10100	XXX10100	AISM	R/W	AIS Interrupt Mask Register					
15	XX10101	XXX10101	AISI	R	AIS Interrupt Status Register					
16	XX10110	XXX10110								
17	XX10111	XXX10111								
18	XX11000	XXX11000]							
19	XX11001	XXX11001								
1A	XX11010	XXX11010			Reserved					
1B	XX11011	XXX11011								
1C	XX11100	XXX11100								
1D	XX11101	XXX11101								
1E	XX11110	XXX11110								
1F	XX11111	XXX11111	ADDP	R/W	Address pointer control Register for switching between primary register bank and expanded register bank					

TABLE - 12. EXPANDED (INDIRECT ADDRESS MODE) REGISTER LIST

	Addre	ess			
Hex	serial interface A7-A1	parallel interface A7-A0	Register	R/W	Explanation
00	XX00000	XXX00000	e-SING	R/W	Single Rail Mode Setting Register
01	XX00001	XXX00001	e-CODE	R/W	Encoder/Decoder Selection Register
02	XX00010	XXX00010	e-CRS	R/W	Clock Recovery Enable/Disable Register
03	XX00011	XXX00011	e-RPDN	R/W	Receiver n Powerdown Enable/Disable Register
04	XX00100	XXX00100	e-TPDN	R/W	Transmitter n Powerdown Enable/Disable Register
05	XX00101	XXX00101	e-CZER	R/W	Consecutive Zero Detect Enable/Disable Register
06	XX00110	XXX00110	e-CODV	R/W	Code Violation Detect Enable/Disable Register
07	XX00111	XXX00111	e-EQUA	R/W	Enable Equalizer Enable/Disable Register
08	XX01000	XXX01000			· ·
09	XX01001	XXX01001]		
0A	XX01010	XXX01010			
0B	XX01011	XXX01011			
0C	XX01100	XXX01100			
0D	XX01101	XXX01101			
0E	XX01110	XXX01110			
0F	XX01111	XXX01111			
10	XX10000	XXX10000			
11	XX10001	XXX10001]		
12	XX10010	XXX10010			
13	XX10011	XXX10011			Test
14	XX10100	XXX10100			
15	XX10101	XXX10101			
16	XX10110	XXX10110			
17	XX10111	XXX10111			
18	XX11000	XXX11000			
19	XX11001	XXX11001			
1A	XX11010	XXX11010			
1B	XX11011	XXX11011			
1C	XX11100	XXX11100]		
1D	XX11101	XXX11101			
1E	XX11110	XXX11110			
1F	XX11111	XXX11111	ADDP	R/W	Address pointer control register for switching between primary register bank and expanded register bank

TABLE - 13. PRIMARY REGISTER MAP

Register RW b7 b6 b5 b4 b3 b2 b1 b0 b0		Address								
ID	Register		b7	b6	b5	b4	b3	b2	b1	b0
Default	ID		ID 7	ID 6	ID 5	ID4	ID 3	ID 2	ID 1	ID 0
ALB		R/W	R	R	R	R	R	R	R	R
RW Default Q		Default							0	
Default	ALB	01 Hex	ALB 7	ALB 6	ALB 5	ALB 4	ALB 3	ALB 2	ALB 1	ALB 0
RLB		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
RW Default O		Default	0	0	0	0	0	0	0	0
Default O	RLB	02 Hex	RLB 7	RLB 6	RLB 5	RLB 4	RLB 3	RLB 2	RLB 1	RLB 0
TAO			R/W	R/W	R/W		R/W	R/W	R/W	
RW Default O		Default	0	0	0	0	0	0	0	0
Default O	TAO	03 Hex	TAO 7	TAO 6	TAO 5	TAO 4	TAO 3	TAO 2	TAO 1	TAO 0
LOS		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
RW		Default	0	0	0	0	0	0	0	0
Default O	LOS						LOS 3			LOS 0
SC										
RW R Default O O O O O O O O O		Default								
Default O	SC									
LOSM										
RW Default O										
Default O	LOSM									
SCM 07 Hex RW Default SCM 7 R/W Default SCM 6 R/W										
R/W Default Default									i -	
Default O	SCM									
LOSI										
R/W R R R R R R R R R			·							
Default O	LOSI									
SCI 09 Hex RW R Default SCI 7 RW R R R R R R R R R R R R R R R R R										
RW R R 0 0 0 0 0 0 0 0	001								_	
Default O O O O O O O O O	SCI									
RS 0A Hex W RS 7 W RS 6 W RS 5 W RS 4 W RS 3 W RS 2 W RS 1 W RS 0 W PMON Default 1										
W W W W W W W W W W	DO									
Default 1	RS									
PMON 0B Hex R/W										
RW R/W R/W	DMON			·	·		'			
Default 0 </td <td>FIVION</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	FIVION									
DLB OC Hex R/W DLB 7 R/W DLB 6 R/W DLB 5 R/W DLB 4 R/W DLB 3 R/W DLB 2 R/W DLB 1 R/W DLB 0 R/W DLB 0 R/W DLB 0 R/W DLB 1 R/W DLB 0 R/W R/W										
R/W R/W	DI B									
Default 0 0 0 0 0 0 0 0 0	DLD									
LAC 0D Hex R/W Default LAC 7 R/W Default LAC 6 R/W Default LAC 6 R/W Default LAC 5 R/W Default LAC 5 R/W Default LAC 4 R/W Default LAC 3 R/W Default LAC 2 R/W Default LAC 1 R/W Default LAC 0 R/W Default LAC 3 R/W Default LAC 2 R/W Default LAC 1 R/W Default LAC 0 R/W Default LAC 3 R/W Default LAC 2 R/W Default LAC 1 R/W Default LAC 0 R/W Default LAC 3 R/W Default LAC 2 R/W Default LAC 1 R/W Default LAC 0 R/W Default LAC 1 R/W Default LAC 0 R/W Default LAC 1 R/W Default LAC 0 R/W Default LAC 1 R/W Default LAC 2 R/W Default LAC 1 R/W Default LAC 1 R/W Default LAC 2 R/W Default LAC 1 R/W Default LAC 2 R/W Default LAC 1 R/W Default LAC 2 R/W Default LAC 3 R/W Default LAC 3										
RW R/W	I AC									
Default 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	12710									
ATAO										
RW R/W	ATAO									
Default 0 0 0 0 0 0										
IGCE TUEHEX T - TAISE ESCPBT CODET JADP FJABW FJACE1 FJACE0	GCF	0F Hex	-	AISE	SCPB	CODE	JADP	JABW	JACF 1	JACF 0
RW R/W R/W R/W R/W R/W R/W R/W R/W										
Default 0 0 0 0 0 0 0										

TABLE - 13. PRIMARY REGISTER MAP (CONTINUED)

Register	Address R/W Default	b7	b6	b5	b4	b3	b2	b1	b0
OE	12 Hex	OE 7	OE 6	OE 5	OE 4	OE 3	OE 2	OE 1	OE 0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0
AIS	13 Hex	AIS 7	AIS 6	AIS 5	AIS 4	AIS 3	AIS 2	AIS 1	AIS 0
	R/W	R	R	R	R	R	R	R	R
	Default	0	0	0	0	0	0	0	0
AISM	14 Hex	AISM 7	AISM 6	AISM 5	AISM 4	AISM 3	AISM 2	AISM 1	AISM 0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0
AISI	15 Hex	AISI 7	AISI 6	AISI 5	AISI 4	AISI 3	AISI 2	AISI 1	AISI 0
	R/W	R	R	R	R	R	R	R	R
	Default	0	0	0	0	0	0	0	0
ADDP	1F Hex	ADDP 7	ADDP 6	ADDP 5	ADDP 4	ADDP 3	ADDP 2	ADDP 1	ADDP 0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0

TABLE - 14. EXPANDED (INDIRECT ADDRESS MODE) REGISTER MAP

Register	Address R/W Default	b7	b6	b5	b4	b3	b2	b1	b0
e-SING	00 Hex	SING 7	SING 6	SING 5	SING 4	SING 3	SING 2	SING 1	SING 0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0
e-CODE	01 Hex	CODE 7	CODE 6	CODE 5	CODE 4	CODE 3	CODE 2	CODE 1	CODE 0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0
e-CRS	02 Hex	CRS 7	CRS 6	CRS 5	CRS 4	CRS 3	CRS 2	CRS 1	CRS 0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0
e-RPDN	03 Hex	RPDN 7	RPDN 6	RPDN 5	RPDN 4	RPDN 3	RPDN 2	RPDN 1	RPDN 0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0
e-TPDN	04 Hex	TPDN 7	TPDN 6	TPDN 5	TPDN 4	TPDN 3	TPDN 2	TPDN 1	TPDN 0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0
e-CZER	05 Hex	CZER 7	CZER 6	CZER 5	CZER 4	CZER 3	CZER 2	CZER 1	CZER 0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0
e-CODV	06 Hex	CODV 7	CODV 6	CODV 5	CODV 4	CODV 3	CODV 2	CODV 1	CODV 0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0
e-EQUA	07 Hex R/W Default	EQUA 7	EQUA 6 R/W 0	EQUA 5 R/W 0	EQUA 4 R/W 0	EQUA 3 R/W 0	EQUA 2 R/W 0	EQUA 1 R/W 0	EQUA 0 R/W 0
ADDP	1F Hex	ADDP 7	ADDP 6	ADDP 5	ADDP 4	ADDP 3	ADDP 2	ADDP 1	ADDP 0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Default	0	0	0	0	0	0	0	0

REGISTER DESCRIPTION

Primary Register Description

ID: Device ID Register (R, Address = 00 Hex)

Ì	Symbol	Position	Default Description	
	ID[7:0]	ID.7-0	10 H	An 8-bit word is pre-set into the device as the identification and revision number. This number is different with the functional changes and is mask programmed.

ALB: Analog Loopback Configuration Register (R/W, Address = 01 Hex)

Symbol	Position	Default	Description	
ALB[7:0]	ALB.7-0	00 H	0 = Normal operation. (Default)	
ALD[1.0]	ALB.7-0	0011	1 = Analog Loopback enabled.	

RLB: Remote Loopback Configuration Register (R/W, Address = 02 Hex)

Symbol	Position	Default	Description	
RLB[7:0]	RLB.7-0	00 H	0 = Normal operation. (Default) 1 = Remote Loopback enabled.	

TAO: Transmit All One Code Configuration Register (R/W, Address = 03 Hex)

Symbol	Position	Default	Description
TAO[7:0]	TAO.7-0	00 H	0 = Normal operation. (Default) 1 = Transmit all one code.

LOS: Loss of Signal Status Register (R, Address = 04 Hex)

Symbol	Position	Default	Description
LOS[7:0]	LOS.7-0	00 H	0 = Normal operation. (Default) 1 = Loss of signal detected.

SC: Short Circuit Status Register (R, Address = 05 Hex)

Symbol	Position	Default	Description
SC[7:0]	SC.7-0	00 H	0 = Normal operation. (Default) 1 = Short circuit detected.

LOSM: Loss of Signal Interrupt Mask Register (R/W, Address = 06 Hex)

Symbol	Position	Default	Description
LOSM[7:0]	LOSM.7-0	00 H	0 = LOS interrupt is not allowed. (Default) 1 = LOS interrupt is allowed.

SCM: Short Circuit Interrupt Mask Register (R/W, Address = 07 Hex)

Symbol	Position	Default	Description
SCM[7:0]	SCM.7-0	00 H	0 = Short circuit interrupt is not allowed. (Default)
SCIVI[1.0]	3CIVI.1-0	0011	1 = Short circuit interrupt is allowed.

LOSI: Loss of Signal Interrupt Status Register (R, Address = 08 Hex)

ĺ	Symbol	Position	Default	Description
	LOSI[7:0]	LOSI.7-0	00 H	0 = (Default). Or after a LOS read operation. 1 = Any transition on LOSn (Corresponding LOSMn is set to 1).

SCI: Short Circuit Interrupt Status Register (R, Address = 09 Hex)

Symbol	Position	Default	Description	
SCI[7:0]	SCI.7-0	00 H	0 = (Default). Or after an SC read operation. 1 = Any transition on SCn (Corresponding SCMn is set to 1).	

RS: Software Reset Register (W, Address = 0A Hex)

Symbol	Position	Default	Description
RS[7:0]	RS.7-0		Writing to this register will not change the content in this register but initiate a 1µs reset cycle, which means all the registers in the device are set to their default values.

PMON: Performance Monitor Configuration Register (R/W, Address = 0B Hex)

Symbol	Position	Default	Description	
	PMON.7-4	0000	0 = Normal operation. (Default)	
	r WON.7-4	0000	1 = Reserved.	
			MC[3:0]	Monitoring Configuration
			0000	Normal operation without monitoring.
			0001	Monitoring receiver 1.
			0010	Monitoring receiver 2.
			0011	Monitoring receiver 3.
			0100	Monitoring receiver 4.
			0101	Monitoring receiver 5.
			0110	Monitoring receiver 6.
MC[3:0]	PMON.3-0	0000	0111	Monitoring receiver 7.
			1000	Normal operation without monitoring.
			1001	Monitoring transmitter 1.
			1010	Monitoring transmitter 2.
			1011	Monitoring transmitter 3.
			1100	Monitoring transmitter 4.
			1101	Monitoring transmitter 5.
			1110	Monitoring transmitter 6.
			1111	Monitoring transmitter 7.

DLB: Digital Loopback Configuration Register (R/W, Address = 0C Hex)

Symbol	Position	Default	Description
DLB[7:0]	DLB.7-0	00 H	0 = Normal operation. (Default) 1 = Digital Loopback enabled.

LAC: LOS/AIS Criteria Configuration Register (R/W, Address = 0D Hex)

	Symbol	Position	Default	Description
Ī	LAC[7:0]	LAC.7-0	00 H	0 = G.775 mode. (Default) 1 = ETSI 300233 mode.

ATAO: Automatic TAO Configuration Register (R/W, Address = 0E Hex)

Symbol	Position	Default	Description
ATAO[7:0]	ATAO.7-0	00 H	0 = No automatic TAO. (Default) 1 = Automatic transmit all ones to the line side on LOS.

GCF: Global Configuration Register (R/W, Address = 0F Hex)

Symbol	Position	Default	Description
-	GCF.7	0	0 = Normal operation. (Default) 1 = Reserved.
AISE	GCF.6	0	AIS Enable During LOS. 0 = AIS insertion to the system side disabled on LOS. (Default) 1 = AIS insertion to the system side enabled on LOS.
SCPB	GCF.5	0	Short Circuit Protection Enable. 0 = Short circuit protection is enabled. (Default) 1 = Short circuit protection is disabled.
CODE	GCF.4	0	Line Code Enable. 0 = B8ZS/HDB3 encoder/decoder enabled. (Default) 1 = AMI encoder/decoder enabled.
JADP	GCF.3	0	Jitter Attenuator Depth Select. 0 = 32-bit FIFO. (Default) 1 = 64-bit FIFO.
JABW	GCF.2	0	Jitter Transfer Function Bandwidth Select. 0 = 1.7Hz. (Default) 1 = 6.6Hz.
JACF[1:0]	GCF.1-0	00	Jitter Attenuator Configuration. 00 = JA not used. (Default) 01 = JA in transmit path. 10 = JA not used. 11 = JA in receive path.

OE: Output Enable Configuration Register (R/W, Address = 12 Hex)

Symbol	Position	Default	Description
OE[7:0]	OE.7-0	00 H	0 = Transmit drivers enabled. (Default) 1 = Transmit drivers placed in high impedance state.

AIS: Alarm Indication Signal Status Register (R, Address = 13 Hex)

Symbol	Position	Default	Description
AIS[7:0]	AIS.7-0	00 H	0 = Normal operation. (Default) 1 = AIS detected.

AISM: Alarm Indication Signal Interrupt Mask Register (R/W, Address = 14 Hex)

Symbol	Position	Default	Description
AISM[7:0]	AISM.7-0	00 H	0 = AIS interrupt is not allowed. (Default) 1 = AIS interrupt is allowed.

AISI: Alarm Indication Signal Interrupt Status Register (R, Address = 15 Hex)

Symbol	Position	Default	Description
AISI[7:0]	AISI.7-0	00 H	0 = (Default), or after an AIS read operation 1 = Any transition on AISn . (Corresponding AISMn is set to 1.)

ADDP: Address Pointer Control Register (R/W, Address = 1F Hex)

Symbol	Position	Default	Description
ADDP[7:0]	ADDP.7-0	00 H	Two kinds of configuration in this register can be set to switch between primary register bank and expanded register bank. When power up, the address pointer will point to the top address of primary register bank automatically. 00H = The address pointer points to the top address of primary register bank (default). AAH = The address pointer points to the top address of expanded register bank.

Expanded Register Description

e-SING: Single Rail Mode Setting Register (R/W, Expanded Address = 00 Hex)

Symbol	Position	Default	Description
SING[7:0]	SING.7-0	00 H	0 = Pin TDNn selects single rail mode or dual rail mode. (Default) 1 = Single rail mode enabled (with CRSn=0)

e-CODE: Encoder/Decoder Selection Register (R/W, Expanded Address = 01 Hex)

Symbol	Position	Default	Description
CODE[7:0]	CODE.7-0	00 H	Line Code Selection. CODEn selects AMI or B8ZS/HDB3 encoder/decoder on per-channel basis with SINGn = 1 and CRSn = 0. 0 = B8ZS/HDB3 encoder/decoder enabled. (Default) 1 = AMI encoder/decoder enabled.

e-CRS: Clock Recovery Enable/Disable Selection Register (R/W, Expanded Address = 02 Hex)

Symbol	Position	Default	Description
CRS[7:0]	CRS.7-0	00 H	0 = Clock recovery enabled. (Default) 1 = Clock recovery disabled.

e-RPDN: Receiver n Powerdown Register (R/W, Expanded Address = 03 Hex)

Symbol	Position	Default	Description		
RPDN[7:0]	RPDN.7-0	00 H	0 = Normal operation. (Default) 1 = Power down in receiver n.		

e-TPDN: Transmitter n Powerdown Register (R/W, Expanded Address = 04 Hex)

Symbol	Position	Default	Description
TPDN[7:0]	TPDN.7-0	00 H	 0 = Normal operation. (Default) 1 = Power down in Transmitter n (the corresponding transmit output driver enters a low power high impedance mode). Note that transmitter n is power down when either pin TCLKn is pulled to low or TPDNn is set to 1.

e-CZER: Consecutive Zero Detect Enable/Disable Register (R/W, Expanded Address = 05 Hex)

Symbol	Position	Default	Description
CZER[7:0]	CZER.7-0	00 H	0 = Excessive zero detect disabled. (Default) 1 = Excessive zero detect enabled for B8ZS/HDB3 decoder in single rail mode.

e-CODV: Code Violation Detect Enable/Disable Register (R/W, Expanded Address = 06 Hex)

Symbol	Position	Default	Description
CODV[7:0]	CODV.7-0	00 H	0 = Code Violation Detect enable for HDB3 decoder in single rail mode. (Default) 1 = Code Violation Detect disable.

e-EQUA: Receive Equalizer Enable/Disable Register (R/W, Expanded Address = 07 Hex)

Symbol	Position	Default	Description
EQUA[7:0]	EQUA.7-0	00 H	O = Normal operation. (Default) 1 = Equalizer in Receiver n enabled, which can improved the receive performance when transmission length is more than 200 m.

Reserved Registers: Primary Registers 10, 11, 16 - 1E are reservered.

Test Registers: Expand Registers 08 - 1E are test registers. They must be set to 0.

IEEE STD 1149.1 JTAG TEST ACCESS PORT

The IDT82V2048 supports the digital Boundary Scan Specification as described in the IEEE 1149.1 standards.

The boundary scan architecture consists of data and instruction registers plus a Test Access Port (TAP) controller. Control of the TAP is achieved through signals applied to the Test Mode Select (TMS) and Test Clock (TCK) input pins. Data is shifted into the registers via the Test Data Input (TDI) pin, and shifted out of the registers via the Test Data Output (TDO) pin. Both TDI and TDO are clocked at a rate determined by TCK.

The JTAG boundary scan registers includes BSR (Boundary Scan Register), IDR (Device Identification Register), BR (Bypass Register) and IR (Instruction Register). These will be described in the following pages. *Refer to Figure-18* for architecture.

JTAG INSTRUCTIONS AND INSTRUCTION REGISTER (IR)

The **IR** (Instruction Register) with instruction decode block is used to select the test to be executed or the data register to be accessed or both.

The instructions are shifted in LSB first to this 3-bit register. See Table-15 for details of the codes and the instructions related.

JTAG DATA REGISTER

Device Identification Register (IDR)

The IDR can be set to define the producer number, part number and the device revision, which can be used to verify the proper version or revision number that has been used in the system under test. The IDR is 32 bits long and is partitioned as in *Table-16*. Data from the IDR is shifted out to TDO LSB first.




Figure - 18. JTAG Architecture

TABLE - 15. INSTRUCTION REGISTER DESCRIPTION

IR CODE	INSTRUCTION	COMMENTS
000	Extest	The external test instruction allows testing of the interconnection to other devices. When the current instruction is the EXTEST instruction, the boundary scan register is placed between TDI and TDO. The signal on the input pins can be sampled by loading the boundary scan register using the Capture-DR state. The sampled values can then be viewed by shifting the boundary scan register using the Shift-DR state. The signal on the output pins can be controlled by loading patterns shifted in through input TDI into the boundary scan register using the Update-DR state.
100	Sample / Preload	The sample instruction samples all the device inputs and outputs. For this instruction, the boundary scan register is placed between TDI and TDO. The normal path between the IDT82V2058 logic and the I/O pins is maintained. Primary device inputs and outputs can be sampled by loading the boundary scan register using the Capture-DR state. The sampled values can then be viewed by shifting the boundary scan register using the Shift-DR state.
110	Idcode	The identification instruction is used to connect the identification register between TDI and TDO. The device's identification code can then be shifted out using the Shift-DR state.
111	Bypass	The bypass instruction shifts data from input TDI to output TDO with one TCK clock period delay. The instruction is used to bypass the device.

TABLE - 16. DEVICE IDENTIFICATION REGISTER DESCRIPTION

BIT No.	COMMENTS
0	Set to "1"
1~11	Producer Number
12~27	Part Number
28~31	Device Revision

Bypass Register (BR)

The BR consists of a single bit. It can provide a serial path between the TDI input and TDO output, bypassing the BSR to reduce test access times.

Boundary Scan Register (BSR)

The BSR can apply and read test patterns in parallel to or from all the digital I/O pins. The BSR is a 98 bits long shift register and is initialized and read using the instruction EXTEST or SAMPLE/PRELOAD. Each pin is related to one or more bits in the BSR. *Please refer to Table-17 for details of BSR bits and their functions.*

TEST ACCESS PORT CONTROLLER

The TAP controller is a 16-state synchronous state machine. *Figure-19* shows its state diagram. A description of each state follows. Note that the figure contains two main branches to access either the data or instruction registers. The value shown next to each state transition in this figure states the value present at TMS at each rising edge of TCK. *Please refer to Table-18 for details of the state description.*

TABLE - 17. BOUNDARY SCAN REGISTER DESCRIPTION

BIT No.	BIT SYMBOL	PIN SIGNAL	TYPE	COMMENTS
0	POUT0	LP0	I/O	
1	PIN0	LP0	I/O	
2	POUT1	LP1	I/O	
3	PIN1	LP1	I/O	
4	POUT2	LP2	I/O	
5	PIN2	LP2	I/O	
6	POUT3	LP3	I/O	
7	PIN3	LP3	I/O	
8	POUT4	LP4	I/O	
9	PIN4	LP4	I/O	
10	POUT5	LP5	I/O	
11	PIN5	LP5	I/O	
12	POUT6	LP6	I/O	
13	PIN6	LP6	I/O	
14	POUT7	LP7	I/O	
15	PIN7	LP7	I/O	

TABLE - 17. BOUNDARY SCAN REGISTER DESCRIPTION (CONTINUED)

Find	BIT No.	BIT SYMBOL	PIN SIGNAL	TYPE	COMMENTS
When '0', the pins are configured as outputs. The output values to the pins are set in POUT-0. When '1', the pins are tristated. The input values to the pins are read in PIN7-0.					
pins are set in POUTY-0, When '1', the pins are tristated. The input values to the pins are read in PIN7-0.		1.00			
TCLK1					
17					
18				<u> </u>	PIN7~0.
19	-				
20					
21					
22 RDN1 RDN1 O					
A					
When '0', the outputs are enabled on the pins. When '1', the pins are tristated.					Controls nin RDP1_RDN1 and RCLK1
When "1", the pins are tristated.	20	IIZEINI	19/73		
24					
26	24	LOS1	LOS1	0	·
27	25	TCLK0	TCLK0	I	
RCLK0		TDP0	TDP0	I	
29		†	1		
30				1	
31			1	1	
When "0", the outputs are enabled on the pins. When "1", the pins are tristated.				0	O A A A A DEPO DENO A DOUGO
When "1", the pins are tristated.	31	HZEN0	N/A	-	
32					
33	20	1,000	1,000		when 1, the pins are tristated.
34				1	
35					
36					
N/A Controls pin RDP3, RDN3 and RCLK3. When "0", the outputs are enabled on the pins. When "1", the pins are tristated.					
When "0", the outputs are enabled on the pins. When "1", the pins are tristated.				-	Controls pin RDP3, RDN3 and RCLK3.
When "1", the pins are tristated.					
39					When "1", the pins are tristated.
40				0	
TCLK3				I	
42				I	
43					
Mathematical Range Mathema					
HZEN2					
When "0", the outputs are enabled on the pins. When "1", the pins are tristated.				0	Controls nin DDD2 DDN2 and DCL V2
When "1", the pins are tristated. 46	45	nzeinz	IN/A	_	
46					
47 TDN2 TDN2 I	46	RCLK2	RCLK2	0	The pine are areated.
48				Ĭ	
49 TCLK2 I 50 INT INT O 51 ACK ACK O 52 SDORDYS N/A - Control pin ACK. When "0", the output is enabled on pin ACK. When "1", the pin is tristated. 53 WRB DS I 54 RDB R/W I				İ	
50 INT INT O 51 ACK ACK O 52 SDORDYS N/A - Control pin ACK. When "0", the output is enabled on pin ACK. When "1", the pin is tristated. 53 WRB DS I 54 RDB R/W I				I	
51 ACK ACK ACK O 52 SDORDYS N/A - Control pin ACK. When "0", the output is enabled on pin ACK. When "1", the pin is tristated. 53 WRB DS I 54 RDB R/W I			ĪNT	0	
52 SDORDYS N/A - Control pin \(\overline{ACK} \) When "0", the output is enabled on pin \(\overline{ACK} \) When "1", the pin is tristated. 53 WRB \(\overline{DS} \) S4 RDB R/\(\overline{W} \) I					
When "0", the output is enabled on pin \overline{ACK} . When "1", the pin is tristated. 53 WRB \overline{DS} I 54 RDB R/\overline{W} I	52	SDORDYS		-	Control pin ACK.
When "1", the pin is tristated. 53 WRB DS I 54 RDB R/W I		1			<u> </u>
53 WRB DS I 54 RDB R/W I					
54 RDB R/W I	53	WRB	DS	ı	
				ı	
				ı	

TABLE - 17. BOUNDARY SCAN REGISTER DESCRIPTION (CONTINUED)

BIT No.	BIT SYMBOL	PIN SIGNAL	TYPE	COMMENTS
56	CSB	CS	I	
57	MODE0	MODE0		
58	TCLK5	TCLK5		
59	TDP5	TDP5	ı	
60	TDN5	TDN5		
61	RCLK5	RCLK5	0	
62	RDP5	RDP5	0	
63	RDN5	RDN5	0	
64	HZEN5	N/A	-	Controls pin RDP5, RDN5 and RCLK5. When "0", the outputs are enabled on the pins. When "1", the pins are tristated.
65	LOS5	LOS5	0	
66	TCLK4	TCLK4	Ī	
67	TDP4	TDP4	i	
68	TDN4	TDN4	i	
69	RCLK4	RCLK4	Ö	
70	RDP4	RDP4	Ö	
71	RDN4	RDN4	0	
72	HZEN4	N/A	-	Controls pin RDP4, RDN4 and RCLK4. When "0", the outputs are enabled on the pins. When "1", the pins are tristated.
73	LOS4	LOS4	0	
74	OE	OE		
75	CLKE	CLKE	ı	
76	LOS7	LOS7	0	
77	RDN7	RDN7	0	
78	RDP7	RDP7	0	
79	HZEN7	N/A	-	Controls pin RDP7, RDN7 and RCLK7. When "0", the outputs are enabled on the pins. When "1", the pins are tristated.
80	RCLK7	RCLK7	0	
81	TDN7	TDN7	I	
82	TDP7	TDP7	I	
83	TCLK7	TCLK7		
84	LOS6	LOS6	0	
85	RDN6	RDN6	0	
86	RDP6	RDP6	0	
87	HZEN6	N/A	-	Controls pin RDP6, RDN6 and RCLK6. When "0", the outputs are enabled on the pins. When "1", the pins are tristated.
88	RCLK6	RCLK6	0	
89	TDN6	TDN6		
90	TDP6	TDP6	I	
91	TCLK6	TCLK6	I	
92	MCLK	MCLK	I	
93	MODE2	MODE2	I	
94	A4	A4		
95	A3	A3	I	
96	A2	A2	I	
97	A1	A1	I	
98	A0	A0		

TABLE - 18. TAP CONTROLLER STATE DESCRIPTION

STATE	DESCRIPTION
Test Logic Reset	In this state, the test logic is disabled. The device is set to normal operation. During initialization, the device initializes the instruction register with the IDCODE instruction. Regardless of the original state of the controller, the controller enters the Test-Logic-Reset state when the TMS input is held high for at least 5 rising edges of TCK. The controller remains in this state while TMS is high. The device processor automatically enters this state at power-up.
Run-Test/Idle	This is a controller state between scan operations. Once in this state, the controller remains in the state as long as TMS is held low. The instruction register and all test data registers retain their previous state. When TMS is high and a rising edge is applied to TCK, the controller moves to the Select-DR state.
Select-DR-Scan	This is a temporary controller state and the instruction does not change in this state. The test data register selected by the current instruction retains its previous state. If TMS is held low and a rising edge is applied to TCK when in this state, the controller moves into the Capture-DR state and a scan sequence for the selected test data register is initiated. If TMS is held high and a rising edge applied to TCK, the controller moves to the Select-IR-Scan state.
Capture-DR	In this state, the Boundary Scan Register captures input pin data if the current instruction is EXTEST or SAMPLE/PRELOAD. The instruction does not change in this state. The other test data registers, which do not have parallel input, are not changed. When the TAP controller is in this state and a rising edge is applied to TCK, the controller enters the Exit1-DR state if TMS is high or the Shift-DR state if TMS is low.
Shift-DR	In this controller state, the test data register connected between TDI and TDO as a result of the current instruction shifts data on stage toward its serial output on each rising edge of TCK. The instruction does not change in this state. When the TAP controller is in this state and a rising edge is applied to TCK, the controller enters the Exit1-DR state if TMS is high or remains in the Shift-DR state if TMS is low.
Exit1-DR	This is a temporary state. While in this state, if TMS is held high, a rising edge applied to TCK causes the controller to enter the Update-DR state, which terminates the scanning process. If TMS is held low and a rising edge is applied to TCK, the controller enters the Pause-DR state. The test data register selected by the current instruction retains its previous value and the instruction does not change during this state.
Pause-DR	The pause state allows the test controller to temporarily halt the shifting of data through the test data register in the serial path between TDI and TDO. For example, this state could be used to allow the tester to reload its pin memory from disk during application of a long test sequence. The test data register selected by the current instruction retains its previous value and the instruction does not change during this state. The controller remains in this state as long as TMS is low. When TMS goes high and a rising edge is applied to TCK, the controller moves to the Exit2-DR state.
Exit2-DR	This is a temporary state. While in this state, if TMS is held high, a rising edge applied to TCK causes the controller to enter the Update-DR state, which terminates the scanning process. If TMS is held low and a rising edge is applied to TCK, the controller enters the Shift-DR state. The test data register selected by the current instruction retains its previous value and the instruction does not change during this state.
Update-DR	The Boundary Scan Register is provided with a latched parallel output to prevent changes while data is shifted in response to the EXTEST and SAMPLE/PRELOAD instructions. When the TAP controller is in this state and the Boundary Scan Register is selected, data is latched into the parallel output of this register from the shift-register path on the falling edge of TCK. The data held at the latched parallel output changes only in this state. All shift-register stages in the test data register selected by the current instruction retain their previous value and the instruction does not change during this state.
Select-IR-Scan	This is a temporary controller state. The test data register selected by the current instruction retains its previous state. If TMS is held low and a rising edge is applied to TCK when in this state, the controller moves into the Capture-IR state, and a scan sequence for the instruction register is initiated. If TMS is held high and a rising edge is applied to TCK, the controller moves to the Test-Logic-Reset state. The instruction does not change during this state.
Capture-IR	In this controller state, the shift register contained in the instruction register loads a fixed value of '100' on the rising edge of TCK. This supports fault-isolation of the board-level serial test data path. Data registers selected by the current instruction retain their value and the instruction does not change during this state. When the controller is in this state and a rising edge is applied to TCK, the controller enters the Exit1-IR state if TMS is held high, or the Shift-IR state if TMS is held low.
Shift-IR	In this state, the shift register contained in the instruction register is connected between TDI and TDO and shifts data one stage towards its serial output on each rising edge of TCK. The test data register selected by the current instruction retains its previous value and the instruction does not change during this state. When the controller is in this state and a rising edge is applied to TCK, the controller enters the Exit1-IR state if TMS is held high, or remains in the Shift-IR state if TMS is held low.

TABLE - 19. TAP CONTROLLER STATE DESCRIPTION (CONTINUED)

STATE	DESCRIPTION
Exit1-IR	This is a temporary state. While in this state, if TMS is held high, a rising edge applied to TCK causes the controller to enter the Update-IR state, which terminates the scanning process. If TMS is held low and a rising edge is applied to TCK, the controller enters the Pause-IR state. The test data register selected by the current instruction retains its previous value and the instruction does not change during this state.
Pause-IR	The pause state allows the test controller to temporarily halt the shifting of data through the instruction register. The test data register selected by the current instruction retains its previous value and the instruction does not change during this state. The controller remains in this state as long as TMS is low. When TMS goes high and a rising edge is applied to TCK, the controller moves to the Exit2-IR state.
Exit2-IR	This is a temporary state. While in this state, if TMS is held high, a rising edge applied to TCK causes the controller to enter the Update-IR state, which terminates the scanning process. If TMS is held low and a rising edge is applied to TCK, the controller enters the Shift-IR state. The test data register selected by the current instruction retains its previous value and the instruction does not change during this state.
Update-IR	The instruction shifted into the instruction register is latched into the parallel output from the shift-register path on the falling edge of TCK. When the new instruction has been latched, it becomes the current instruction. The test data registers selected by the current instruction retain their previous value.




Figure - 19. JTAG State Diagram

ABSOLUTE MAXIMUM RATING

Symbol	Parameter	Min	Max	Unit
VDDA,VDDD	Core Power Supply	-0.5	4.0	V
VDDIO0,VDDIO1	I/O Power Supply	-0.5	4.0	V
VDDT0-7	Transmit Power Supply	-0.5	7.0	V
	Input Voltage, Any Digital Pin	GND-0.5	5.5	V
Vin	Input Voltage, Any RTIP and RRING pin (1)	GND-0.5	VDDA+0.5 VDDD+0.5	V
	ESD Voltage, any pin (2)	2000		V
	Transient latch-up current, any pin		100	mA
lin	Input current, any digital pin (3)	-10	10	mA
	DC Input current, any analog pin (3)		±100	mA
Pd	Maximum power dissipation in package		1.6	W
Tc	Case Temperature		120	°C
Ts	Storage Temperature	-65	+150	°C

CAUTION

Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

NOTE:

- 1. Referenced to ground
- 2. Human body model
- 3. Constant input current

RECOMMENDED OPERATING CONDITIONS

Symbol	Param	eter	Min	Тур	Max	Unit
VDDA,VDDD	Core Power Supply		3.13	3.3	3.47	V
VDDIO	I/O Power Supply		3.13	3.3	3.47	V
VDDT	Transmitter Supply 3.3V		3.13	3.3	3.47	V
	5V		4.75	5.0	5.25	V
T _A	Ambient operating temperating	erature	-40	25	85	°C
R_L	Output load at TTIP and	TRING	25			Ω
I_{VDD}	Average core power sup	ply current (1)		40	60	mA
IVDDIO	IO power supply current	(3)		15	25	mA
	Average transmitter power mode $^{(1, 2)}$ 75 Ω 50%	er supply current, E1 ones density data:			125	
IVDDT	100% 120Ω 50%	ones density data: ones density data: ones density data:			220 100 200	mA

- 1. Maximum power and current consumption over the full operating temperature and power supply voltage range. Includes all channels.
- 2. Power consumption includes power absorbed by line load and external transmitter components.
- 3. Digital output is driving 50pF load, digital input is within 10% of the supply rails.

POWER CONSUMPTION

Symbol	Parameter	LEN	Min	Тур	Max ^(1, 2)	Unit
	E1, 3.3V, 75 Ω Load					
	50% ones density data:	000	-	612	-	mW
	100% ones density data:	000	-	1050	1125	
	E1, 3.3V, 120 Ω Load					
	50% ones density data:	000	-	526	-	mW
	100% ones density data:	000	-	880	940	
	E1, 5.0V, 75 Ω Load					
	50% ones density data:	000	-	835	-	mW
	100% ones density data:	000	-	1510	1610	
	E1, 5.0V, 120 Ω Load					
	50% ones density data:	000	-	710	-	mW
	100% ones density data:	000	_	1240	1330	

NOTE:

- 1. Maximum power and current consumption over the full operating temperature and power supply voltage range. Includes all channels.
- 2. Power consumption includes power absorbed by line load and external transmitter components.
- 3. T1 maximum values measured with maximum cable length (LEN = 111). Typical values measured with typical cable length (LEN = 101).

DC CHARACTERISTICS

Symbol	Parameter	Min	Тур	Max	Unit
V_{IL}	Input Low Level Voltage				
	MODE2, JAS, LPn pins			$\frac{1}{3}$ VDDIO-0.2	٧
	All other digital inputs pins			0.8	
V _{IM}	Input Mid Level Voltage				
	MODE2, JAS, LPn pins	$\frac{1}{3}$ VDDIO+0.2	$\frac{1}{2}$ VDDIO	$\frac{2}{3}$ VDDIO-0.2	V
V _{IH}	Input High Voltage				
	MODE2, JAS, LPn pins	$\frac{2}{3}$ VDDIO+ 0.2			V
	All other digital inputs pins	2.0			
V_{OL}	Output Low level Voltage (1) (lout=1.6mA)			0.4	V
Vон	Output High level Voltage (1) (lout=400µA)	2.4		VDDIO	V
V_{MA}	Analog Input Quiescent Voltage (RTIP, RRING pin while floating)	1.33	1.4	1.47	V
Ін	Input High Level Current (MODE2, JAS, LPn pin)			50	μΑ
l _L	Input Low Level Current (MODE2, JAS, LPn pin)			50	μΑ
l _l	Input Leakage Current				
	TMS, TDI, TRST			50	μΑ
	All other digital input pins	-10		10	μΑ
I _{ZL}	Tri-state Leakage Current	-10		10	μΑ
ZoH	Output High Impedance on (TTIP, TRING Pins)	150			KΩ

 $^{1. \ \ \}text{Output drivers will output CMOS logic levels into CMOS loads}.$

TRANSMITTER CHARACTERISTICS

Symbol		Parameter	Min	Тур	Max	Unit
V _{0-p}	Output pulse am	plitudes (1)				
	E1, 75Ω load		2.14	2.37	2.6	V
	E1,120 Ω load		2.7	3.0	3.3	V
V _{0-S}	Zero (space) lev	el				
	E1, 75 Ω load		-0.237		0.237	V
	E1,120 Ω load		-0.3		0.3	V
	Transmit amplitu	de variation with supply	-1		+1	%
	Difference between	en pulse sequences for 17 consecutive pulses			200	mV
T_{PW}		dth at 50% of nominal amplitude:	232	244	256	ns
	Ratio of the amp center of the puls	litudes of Positive and Negative Pulses at the se interval	0.95		1.05	
RTX	Transmit Return	Loss (2)				
	E1,75Ω	51 KHz – 102 KHz	15			dB
		102 KHz - 2.048 MHz	15			dB
ļ		2.048 MHz – 3.072 MHz	15			dΒ
	E1,120Ω	51 KHz – 102 KHz	15			dB
		102 KHz - 2.048 MHz	15			dB
		2.048 MHz – 3.072 MHz	15			dB
JTX _{P-P}		t Jitter (TCLK is jitter free, JA enable)				
	E1: 20 HZ – 100	KHz		0.050		U.I.
Td	Transmit path de	elay (JA is disabled)		1	1	1
	Single rail			8		U.I.
	Dual rail			3		U.I.
Isc	Line short circuit	current (3)			150	mΑ
						lp-p

- 1. E1:measured at the line output ports
- 2. Test at IDT82V2058 evaluation board
- 3. Measured at $2x9.5\Omega\,$ series resistors and 1:2 transformer

RECEIVER CHARACTERISTICS

Symbol	Parameter	Min	Тур	Max	Unit
ATT	Permissible Cable Attenuation (@1024kHz)			15	dB
IA	Input Amplitude	0.1		0.8	Vp
SIR	Signal to Interference Ratio Margin (1)	-14			dB
SRE	Data decision threshold (reference to peak input voltage)		50		%
	Data slicer threshold		150		mV
	Analog loss of signal (2)				
	Threshold:		310		mV
	Hysteresis:		230		mV
	Allowable consecutive zeros before LOS				
	E1, G.775:		32		
	E1, ETSI300233:		2048		
	LOS reset				
	Clock recovery mode	12.5			% ones
JRX _{p-p}	Peak to Peak Intrinsic Receive Jitter (JA disabled)			0.0625	U.I.
JTRX	Jitter Tolerance				
	1 Hz – 20 Hz	18.0			U.I.
	20 Hz – 2.4 KHz	1.5			U.I.
	18 KHz – 100 KHz	0.2			U.I.
ZDM	Receiver Differential Input Impedance		120		KΩ
ZCM	Receiver Common Mode Input Impedance to GND	10			KΩ
RRX	Receive Return Loss				
	51 KHz – 102 KHz	20			db
	102 KHz - 2.048 MHz	20			dB
	2.048 MHz – 3.072 MHz	20			dB
	Receive path delay				
	Dual rail		3		U.I.
	Single rail		8		U.I.
	1 · J · ·		· · ·		•

NOTE:

JITTER ATTENUATOR CHARACTERISTICS

Symbol	Parameter	Min	Тур	Max	Unit
f _{-3dB}	Jitter Transfer Function Corner (–3dB) Frequency				
	Host mode: 32/64 bit FIFO				
	JABW = 0:		1.7		Hz
	JABW = 1:		6.6		Hz
	Hardware mode		1.7		Hz
	Jitter Attenuator (1)				
	@ 3 Hz	-0.5			
	@ 40 Hz	-0.5			٩D
	@ 400 Hz	+19.5			dB
	@ 100kHz	+19.5			
td	Jitter Attenuator Latency Delay				
	32bit FIFO:		16		U.I.
	64bit FIFO:		32		U.I.
	Input jitter tolerance before FIFO overflow or underflow				
	32bit FIFO:		28		U.I.
	64bit FIFO:		56		U.I.
	Output jitter in remote loopback (2)			0.11	U.I.

^{1.} E1: per G.703, O.151 @6dB cable attenuation.

^{2.} The test circuit for this parameter is shown in Figure 12. The analog signal is measured on the Receiver line before the transformer (port A and port B in Figure 12). And the receive line is a T1/E1 cable simulator.

^{1.} Per G.736, see Fig-35.

^{2.} Per ETSI CTR12/13 Output jitter.

TRANSCEIVER TIMING CHARACTERISTICS

Symbol	Parameter	Min	Тур	Max	Unit
	MCLK frequency		2.048		MHz
	MCLK tolerance	-100		100	ppm
	MCLK duty cycle	40		60	%
Transmit path					
	TCLK frequency		2.048		MHz
	TCLK tolerance	-50		+50	ppm
	TCLK Duty Cycle	10		90	%
t1	Transmit Data Setup Time	40			ns
t2	Transmit Data Hold Time	40			ns
	Delay time of OE low to driver High Z			1	us
	Delay time of TCLK low to driver High Z	40	44	48	us
Receive path					
	Clock recovery capture range (1)		+/- 80		ppm
	RCLK duty cycle (2)	40	50	60	%
t4	RCLK pulse width (2)	457	488	519	ns
t5	RCLK pulse width low time	203	244	285	ns
t6	RCLK pulse width high time	203	244	285	ns
	Rise/fall time (3)	20			ns
t7	Receive Data Setup Time	200	244		ns
t8	Receive Data Hold Time	200	244		ns
t9	RDN/RDP pulse width (MCLK = H) (4)	200	244		ns

- 1. Relative to nominal frequency, MCLK=+/-100 ppm
- 2. RCLK duty cycle widths will vary depending on extent of received pulse jitter displacement. Maximum and minimum RCLK duty cycles are for worst case jitter conditions (0.2UI displacement for E1 per ITU G.823).
- 3. For all digital outputs. C load = 15 pF
- 4. Clock recovery is disabled in this mode.




Figure - 21. Transmit System Interface Timing




Figure - 22. Receive System Interface Timing

JTAG TIMING CHARACTERISTICS

Symbol	Parameter	Min	Тур	Max	Unit	Comments
t1	TCK Period	200			ns	
t2	TMS to TCK setup Time TDI to TCK Setup Time	50			ns	
t3	TCK to TMS Hold Time TCK to TDI Hold Time	50			ns	
t4	TCK to TDO Delay Time			100	ns	




Figure - 23. JTAG Interface Timing

PARALLEL HOST INTERFACE TIMING CHARACTERISTICS

INTEL MODE READ TIMING CHARACTERISTICS

Symbol	Parameter	Min	Тур	Max	Unit	Comments
t1	Active RD Pulse Width	90			ns	note 1
t2	Active CS to Active RD Setup Time	0			ns	
t3	Inactive RD to Inactive CS Hold Time	0			ns	
t4	Valid Address to Inactive ALE Setup Time (in Multiplexed Mode)	5			ns	
t5	Invalid RD to Address Hold Time (in Non-Multiplexed Mode)	0			ns	
t6	Active RD to Data Output Enable Time	7.5		15	ns	
t7	Inactive RD to Data Tri-State Delay Time	7.5		15	ns	
t8	Active CS to RDY delay time	6		12	ns	
t9	Inactive CS to RDY Tri-state Delay Time	6		12	ns	
t10	Inactive RD to Inactive INT Delay Time			20	ns	
t11	Address Latch Enable Pulse Width (in Multiplexed Mode)	10			ns	
t12	Address Latch Enable to RD Setup Time (in Multiplexed Mode)	0			ns	
t13	Address Setup time to Valid Data Time (in Non-Multiplexed Mode) Inactive ALE to Valid Data Time (in Multiplexed Mode)	18		32	ns	
t14	Inactive RD to Active RDY Delay Time	10		15	ns	
t15	Active RD to Active RDY Delay Time	30		85	ns	
t16	Inactive ALE to Address Hold Time (in Multiplexed Mode)	5			ns	
Note 1: th	ne t1 is determined by the start time of the valid data when the RDY si	ignal is i	าot use	ed.		




Figure - 24. Non-Multiplexed Intel Mode Read Timing




Figure - 25. Multiplexed Intel Mode Read Timing

INTEL MODE WRITE TIMING CHARACTERISTICS

Symbol	Parameter	Min	Тур	Max	Unit	Comments
t1	Active WR Pulse Width	90			ns	note 1
t2	Active CS to Active WR Setup Time	0			ns	
t3	Inactive WR to Inactive CS Hold Time	0			ns	
t4	Valid Address to Latch Enable Setup Time (in Multiplexed Mode)	5			ns	
t5	Invalid WR to Address Hold Time (in Non-Multiplexed Mode)	2			ns	
t6	Valid Data to Inactive WR Setup Time	5			ns	
t7	Inactive WR to Data Hold Time	10			ns	
t8	Active CS to Inactive RDY Delay Time	6		12	ns	
t9	Active WR to Active RDY Delay Time	30		85	ns	
t10	Inactive WR to Inactive RDY Delay Time	10		15	ns	
t11	Invalid CS to RDY Tri-State Delay Time	6		12	ns	
t12	Address Latch Enable Pulse Width (in Multiplexed Mode)	10			ns	
t13	Inactive ALE to WR Setup Time (in Multiplexed Mode)	0			ns	
t14	Inactive ALE to Address hold time (in Multiplexed Mode)	5			ns	
t15	Address setup time to Inactive WR time (in Non-Multiplexed Mode)	5			ns	
Note 1: th	ne t1 can be 15ns when RDY signal is not used.					-




Figure - 26. Non-Multiplexed Intel Mode Write Timing





Figure - 27. Multiplexed Intel Mode Write Timing

MOTOROLA MODE READ TIMING CHARACTERISTICS

Symbol	Parameter	Min	Тур	Max	Unit	Comments
t1	Active DS Pulse Width	90			ns	note 1
t2	Active CS to Active DS Setup Time	0			ns	
t3	Inactive DS to Inactive CS Hold Time	0			ns	
t4	Valid R/W to Active DS Setup Time	0			ns	
t5	Inactive DS to R/W Hold Time	0.5			ns	
t6	Valid Address to Active DS Setup Time (in Non-Multiplexed Mode) Valid Address to AS Setup Time (in Multiplexed Mode)	5			ns	
t7	Active \overline{DS} to Address Hold Time (in Multiplexed Mode) Active \overline{AS} to Address Hold Time (in Multiplexed Mode)	10			ns	
t8	Active \overline{DS} to Data Valid Delay Time (in Non-Multiplexed Mode) Active \overline{AS} to Data Valid Delay Time (in Multiplexed Mode)	20		35	ns	
t9	Active DS to Data Output Enable Time	7.5		15	ns	
t10	Inactive DS to Data Tri-State Delay Time	7.5		15	ns	
t11	Active DS to Active ACK Delay Time	30		85	ns	
t12	Inactive DS to Inactive ACK Delay Time	10		15	ns	
t13	Inactive DS to Invalid INT Delay Time			20	ns	
t14	Active AS to Active DS Setup Time (in Multiplexed Mode)	5			ns	
Note 1: th	he t1 is determined by the start time of the valid data when the $\overline{\sf ACK}$ s	ignal is	not us	sed.		



MOTOROLA MODE WRITE TIMING CHARACTERISTICS

Symbol	Parameter	Min	Тур	Max	Unit	Comments
t1	Active DS Pulse Width	90			ns	note 1
t2	Active CS to Active DS Setup Time	0			ns	
t3	Inactive DS to Inactive CS Hold Time	0			ns	
t4	Valid R/W to Active DS Setup Time	10			ns	
t5	Inactive DS to R/W Hold Time	0			ns	
t6	Valid Address to Active DS Setup Time (in Non-Multiplexed Mode) Valid Address to AS Setup Time (in Multiplexed Mode)	10			ns	
t7	Valid DS to Address Hold Time (in Non-Multiplexed Mode) Valid AS to Address Hold Time (in Multiplexed Mode)	10			ns	
t8	Valid Data to Inactive DS Setup Time	5			ns	
t9	Inactive $\overline{\text{DS}}$ to Data Hold Time	10			ns	
t10	Active DS to Active ACK Delay Time	30		85	ns	
t11	Inactive DS to Inactive ACK Delay Time	10		15	ns	
t12	Active \overline{AS} to Active \overline{DS} (in Multiplexed Mode)	0			ns	
t13	Inactive DS to Inactive AS Hold Time (in Multiplexed Mode)	15			ns	
Note 1: the t1 can be 15ns when the ACK signal is not used.						




Figure - 30. Non-Multiplexed Motorola Mode Write Timing




Figure - 31. Multiplexed Motorola Mode Writing Timing

SERIAL HOST INTERFACE TIMING CHARACTERISTICS

Symbol	Parameter	Min	Тур	Max	Unit	Comments
t1	SCLK High Time	25	-		ns	
t2	SCLK Low Time	25			ns	
t3	Active CS to SCLK Setup Time	10			ns	
t4	Last SCLK Hold Time to Inactive CS Time	50			ns	
t5	CS Idle Time	50			ns	
t6	SDI to SCLK Setup Time	5			ns	
t7	SCLK to SDI Hold Time	5			ns	
t8	Rise/Fall Time (any pin)			100	ns	
t9	SCLK Rise and Fall Time			50	ns	
t10	SCLK to SDO Valid Delay Time			100	ns	
t11	SCLK Falling Edge to SDO tri-state Hold Time (CLKE = 0) CS Rising Edge to SDO tri-state Hold Time (CLKE = 1)		100		ns	




Figure - 32. Serial Interface Write Timing




Figure - 33. Serial Interface Read Timing with CLKE = 0




Figure - 34. Serial Interface Read Timing with CLKE = 1

JITTER TOLERANCE PERFORMANCE




Figure - 35. E1 Jitter Tolerance Performance

Test condition: PRBS 2^15-1; Line code rule HDB3 is used.

JITTER TRANSFER PERFORMANCE





Figure - 36. E1 Jitter Transfer Performance

Test condition: PRBS 2^15-1; Line code rule HDB3 is used.

ORDERING INFORMATION



Data Sheet Document History

11/4/2001	pgs. 2, 3, 10, 17
11/20/2001	pgs. 5, 6, 11, 13, 16, 17, 24, 26, 31, 38, 39, 40, 50
11/28/2001	pgs. 5, 24, 26, 31
11/29/2001	pgs. 5
12/5/2001	pgs. 9
1/24/2002	pgs. 2, 3, 9, 14, 39, 40
2/21/2002	pgs. 14, 16, 41
3/25/2002	pgs. 1, 2, 52
4/17/2002	pgs. 17
5/7/2002	pgs. 14, 44, 45, 48
1/15/2003	pgs. 1, 52



CORPORATE HEADQUARTERS | for SALES:

2975 Stender Way Santa Clara, CA 95054 **FOR SALES:** 800-345-7015 or 408-727-6116

fax: 408-492-8674 www.idt.com*

for Tech Support:

408-330-1753 email: telecomhelp@idt.com

^{*}To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.

The IDT logo is a registered trademark of Integrated Device Technology, Inc.