



# 16-BIT PARALLEL CMOS MULTIPLIER-ACCUMULATOR

IDT7210L

## FEATURES:

- 16 x 16 parallel multiplier-accumulator with selectable accumulation and subtraction
- High-speed: 20ns multiply-accumulate time
- IDT7210 features selectable accumulation, subtraction, rounding and preloading with 35-bit result
- IDT7210 is pin and function compatible with the TRW TDC1010J, TMC2210, Cypress CY7C510, and AMD AM29510
- Performs subtraction and double precision addition and multiplication
- Produced using advanced CMOS high-performance technology
- TTL-compatible
- Available in PLCC
- Speeds available: L20/25/35

## DESCRIPTION:

The IDT7210 is a high-speed, low-power 16 x 16-bit parallel multiplier-accumulator that is ideally suited for real-time digital signal processing applications. Fabricated using CMOS silicon gate technology, this device offers a very low-power alternative to existing bipolar and NMOS counterparts, with only 1/7 to 1/10 the power dissipation and exceptional speed (25ns maximum) performance.


A pin and functional replacement for TRW's TDC1010J, the IDT7210 operates from a single 5 volt supply and is compatible with standard TTL logic levels. The architecture of the IDT7210 is fairly straightforward,

featuring individual input and output registers with clocked D-type flip-flop, a preload capability which enables input data to be preloaded into the output registers, individual three-state output ports for the Extended Product (XTP) and Most Significant Product (MSP) and a Least Significant Product output (LSP) which is multiplexed with the Y input.

The XIN and YIN data input registers may be specified through the use of the Two's Complement input (TC) as either a two's complement or an unsigned magnitude, yielding a full-precision 32-bit result that may be accumulated to a full 35-bit result. The three output registers – Extended Product (XTP), Most Significant Product (MSP) and Least Significant Product (LSP) – are controlled by the respective TSX, TSM and TSL input lines. The LSP output can be routed through YIN ports.

Accumulate input (ACC) enables the device to perform either a multiply or a multiply-accumulate function. In the multiply-accumulate mode, output data can be added to or subtracted from previous results. When the Subtraction (SUB) input is active simultaneously with an active ACC, a subtraction can be performed. The double precision accumulated result is rounded down to either a single precision or single precision plus 3-bit extended result. In the multiply mode, the Extended Product output (XTP) is sign extended in the two's complement mode or set to zero in the unsigned mode. The Round (RND) control rounds up the Most Significant Product (MSP) and the 3-bit Extended Product (XTP) outputs. When Preload input (PREL) is active, all the output buffers are forced into a high-impedance state (see Preload truth table) and external data can be loaded into the output register by using the TSX, TSL and TSM signals as input controls.

## FUNCTIONAL BLOCK DIAGRAM




The IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGE

DECEMBER 2001

PIN CONFIGURATION



PLCC  
TOP VIEW

## PIN DESCRIPTION

Pin Name	I/O	Description
X0 - 15	I	Data Inputs
Y0 - 15/ P0 - 15	I/O	Multiplexed I/O port. Y0 - 15 are data inputs and can be used to preload LSP register on PREL = 1. P0 - 15 are LSP register outputs - enabled by TSL.
P16 - 31	I/O	MSP register outputs - enabled by TSM. MSP register can be preloaded when PREL = 1.
P32 - 34	I/O	XTP register outputs - enabled by TSX. XTP register can be preloaded through these inputs when PREL = 1.
CLKX	I	Input data X0 - 15 loaded in X input register on CLKX rising edge
CLKY	I	Input data Y0 - 15 loaded in Y input register on CLKY rising edge
CLKP	I	Output data loaded into output register on rising edge of CLKP.
TSX	I	TSX = 0 enables XTP outputs, TSX = 1 tristates P32 - 34 lines
TSM	I	TSM = 0 enables MSP outputs, TSM = 1 tristates P16 - 31 lines
TSL	I	TSL = 0 enables LSP outputs, TSL = 1 tristates P0 - 15 lines
PREL	I	When PREL = 1 data is input on P0 - 15 lines. When PREL = 0, inputs on these lines are ignored.
ACC	I	This input is loaded into the control register on the rising edge of (CLKX + CLKY). When ACC = 1 and SUB = 0 an accumulate operation is performed. When ACC = 1 and SUB = 1, a subtract operation is performed. When ACC = 0, the SUB input is a don't care and the device acts as a simple multiplier with no accumulation.
SUB	I	This input is loaded into the control register on the rising edge of (CLKX + CLKY). This input is active only when ACC = 1. When SUB = 1 the contents of the output register are subtracted from the result and stored back in the output register. When SUB = 0 the contents of the output register are added to the result and stored back in the output register.
TC	I	This input is loaded into the control register on the rising edge of (CLKX + CLKY). When TC = 1, the X and Y input are assumed to be in two's complement form. When TC = 0, X and Y inputs are assumed to be in unsigned magnitude form.
RND	I	This input is loaded into the control register on the rising edge of (CLKX + CLKY). RND is inactive when low. RND = 1, adds a "1" to the most significant bit of the LSP, to round MSP and XTP data.

### PRELOAD TRUTH TABLE

PREL	TSX	TSM	TSL	XTP	MSP	LSP
0	0	0	0	Q	Q	Q
0	0	0	1	Q	Q	Hi-Z
0	0	1	0	Q	Hi-Z	Q
0	0	1	1	Q	Hi-Z	Hi-Z
0	1	0	0	Hi-Z	Q	Q
0	1	0	1	Hi-Z	Q	Hi-Z
0	1	1	0	Hi-Z	Hi-Z	Q
0	1	1	1	Hi-Z	Hi-Z	Hi-Z
1	0	0	0	Hi-Z	Hi-Z	Hi-Z
1	0	0	1	Hi-Z	Hi-Z	PL
1	0	1	0	Hi-Z	PL	Hi-Z
1	0	1	1	Hi-Z	PL	PL
1	1	0	0	PL	Hi-Z	Hi-Z
1	1	0	1	PL	Hi-Z	PL
1	1	1	0	PL	PL	Hi-Z
1	1	1	1	PL	PL	PL

**NOTES:**

- Hi Z = Output buffers at high-impedance (output disabled)
- Q = Output buffers at low impedance. Contents of output register will be transferred to output pins.
- PL = Output buffers at high-impedance or output disabled. Preload data supplied externally at output pins will be loaded into the output register at the rising edge of CLKP.

### NOTES ON TWO'S COMPLEMENT FORMATS

- In two's complement notation, the location of the binary point that signifies the separation of the fractional and integer fields is just after the sign, between the sign bit ( $-2^0$ ) and the next significant bit for the multiplier inputs. This same format is carried over to the output format, except that the extended significance of the integer field is provided to extend the utility of the accumulator. In the case of the output rotation, the output binary point is located between the  $2^0$  and  $2^1$  bit positions. The location of the binary point is arbitrary, as long as there is consistency with both the input and output formats. The number field can be considered entirely integer with the binary point just to the right of the least significant bit for the input, product and the accumulated sum.
- When in the non-accumulating mode, the first four bits ( $P^{34}$  to  $P^{31}$ ) will all indicate the sign of the product. Additionally, the  $P^{30}$  term will also indicate the sign with one exception, when multiplying  $-1 \times -1$ . With the additional bits that are available in this multiplier, the  $-1 \times -1$  is a valid operation that yields a  $+1$  product.
- In operations that require the accumulation of single products or sum of products, there is no change in format. To allow for a valid summation beyond that available for a single multiplication product, three additional significant bits (guard bits) are provided. This is the same as if the product was accumulated off-chip in a separate 35-bit wide adder. Taking the sign at the most significant bit position will guarantee that the largest number field will be used. When the accumulated sum only occupies the right hand portion of the accumulator, the sign will be extended into the lesser significant bit positions.

### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Description	Max	Unit
VCC	Power Supply Voltage	-0.5 to +7	V
VTERM	Terminal Voltage with Respect to GND	-0.5 to VCC + 0.5	V
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
TSTG	Storage Temperature	-55 to +125	°C
IOUT	DC Output Current	50	mA

**NOTE:**

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### CAPACITANCE ( $T_A = +25^\circ\text{C}$ , $F = 1.0\text{MHz}$ )

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	10	pF
COU	Output Capacitance	VOUT = 0V	12	pF

**NOTE:**

- This parameter is sampled and not 100% tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Commercial:  $T_A = 0^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$

Symbol	Parameter	Test Conditions <sup>(1)</sup>	Min.	Typ. <sup>(1)</sup>	Max.	Unit
$V_{IH}$	Input HIGH Voltage	Guaranteed Logic HIGH Level	2	—	—	V
$V_{IL}$	Input LOW Voltage	Guaranteed Logic LOW Level	—	—	0.8	V
$I_{LI}$	Input Leakage Current	$V_{CC} = \text{Max.}$ , $V_{IN} = 0$ to $V_{CC}$	—	—	10	$\mu\text{A}$
$I_{LO}$	Output Leakage Current	$V_{CC} = \text{Max.}$ , Outputs Disabled, $V_{OUT} = 0$ to $V_{CC}$	—	—	10	$\mu\text{A}$
$V_{OH}$	Output HIGH Voltage	$V_{CC} = \text{Min.}$ , $I_{OH} = -2\text{mA}$	2.4	—	—	V
$V_{OL}^{(4)}$	Output LOW Voltage	$V_{CC} = \text{Min.}$ , $I_{OL} = 4\text{mA}$	—	—	0.4	V
$I_{OS}$	Output Short Circuit Current	$V_{CC} = \text{Max.}$ , $V_o = \text{GND}$	-20	—	-100	mA
$I_{CC}^{(2)}$	Operating Power Supply Current	$V_{CC} = \text{Max.}$ , Outputs Enabled, $f = 10\text{MHz}^{(2)}$ , $C_L = 50\text{pF}$	—	45	90	mA
$I_{CC01}$	Quiescent Power Supply Current	$V_{IN} \geq V_{IH}$ , $V_{IN} \leq V_{IL}$	—	20	30	mA
$I_{CC02}$	Quiescent Power Supply Current	$V_{IN} \geq V_{CC} - 0.2\text{V}$ , $V_{IN} \leq 0.2\text{V}$	—	4	10	mA
$I_{CCf}^{(2,3)}$	Increase in Power Supply Current	$V_{CC} = \text{Max.}$ , Outputs Disabled	—	—	6	mA/MHz

### NOTES:

1. Typical implies  $V_{CC} = 5\text{V}$  and  $T_A = +25^{\circ}\text{C}$ .
2.  $I_{CC}$  is measured at 10MHz and  $V_{IN} = 0$  to 3V. For frequencies greater than 10MHz, the following equation is used for the commercial range:  
 $I_{CC} = 90 + 6(f - 10)\text{mA}$ , where  $f$  = operating frequency in MHz.
3. For frequencies greater than 10MHz, guaranteed by design, not production tested.
4.  $I_{OL} = 4\text{mA}$  for  $t_{MA} > 55\text{ns}$ .
5. For conditions shown as Max. or Min., use appropriate value specified under electrical characteristics.

## AC ELECTRICAL CHARACTERISTICS

Following Conditions Apply Unless Otherwise Specified:


Commercial:  $T_A = 0^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$


Symbol	Parameter	7210L20		7210L25		7210L35		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
$t_{MA}$	Multiply-Accumulate Time <sup>(2)</sup>	2	20	2	25	2	35	ns
$t_D$	Output Delay <sup>(2)</sup>	2	18	2	20	2	25	ns
$t_{ENA}$	3-State Enable Time	—	18	—	20	—	25	ns
$t_{DIS}$	3-State Disable Time <sup>(1)</sup>	—	18	—	20	—	25	ns
$t_S$	Input Register Set-up Time	10	—	12	—	12	—	ns
$t_H$	Input Register Hold Time	3	—	3	—	3	—	ns
$t_{PW}$	Clock Pulse Width	9	—	10	—	10	—	ns
$t_{HCL}$	Relative Hold Time	0	—	0	—	0	—	ns

### NOTES:


1. Transition is measured  $\pm 500\text{mV}$  from steady state voltage.
2. Minimum delays guaranteed but not tested

# TIMING DIAGRAM







Fractional Two's Complement Notation



Fractional Unsigned Magnitude Notation




Integer Two's Complement Notation



Integer Unsigned Magnitude Notation

## TEST CIRCUITS AND WAVEFORMS



Test Circuits for All Outputs


## SWITCH POSITION

Test	Switch
Open Drain	Closed
Disable Low	
Enable Low	
All Other Tests	Open


### DEFINITIONS:

C<sub>L</sub> = Load capacitance: includes jig and probe capacitance.


R<sub>T</sub> = Termination resistance: should be equal to Z<sub>OUT</sub> of the Pulse Generator.




Set-Up, Hold, and Release Times



Pulse Width



Propagation Delay




Enable and Disable Times

### NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
2. Pulse Generator for All Pulses: Rate ≤ 1.0MHz; t<sub>r</sub> ≤ 2.5ns; t<sub>f</sub> ≤ 2.5ns

ORDERING INFORMATION



**CORPORATE HEADQUARTERS**  
2975 Stender Way  
Santa Clara, CA 95054

**for SALES:**  
800-345-7015 or 408-727-6116  
fax: 408-492-8674  
www.idt.com

**for Tech Support:**  
logichelp@idt.com  
(408) 654-6459