

## PCA9542 <br> 2-channel $\mathrm{I}^{2} \mathrm{C}$ multiplexer and interrupt logic



## FEATURES

- 1-of-2 bi-directional translating multiplexer
- ${ }^{2}$ C interface logic; compatible with SMBus
- 2 Active Low Interrupt Inputs
- Active Low Interrupt Output
- 3 address pins allowing up to 8 devices on the $\mathrm{I}^{2} \mathrm{C}$ bus
- Channel selection via ${ }^{2} \mathrm{C}$ bus
- Power up with all multiplexer channels deselected
- Low Rdson switches
- Allows voltage level translation between $1.8 \mathrm{~V}, 2.5 \mathrm{~V}, 3.3 \mathrm{~V}$ and 5 V buses
- No glitch on power-up
- Supports hot insertion
- Low stand-by current
- Operating power supply voltage range of 2.3 V to 5.5 V
- 5 V tolerant Inputs
- 0 to 400 kHz clock frequency
- ESD protection exceeds 2000 V HBM per JESD22-A114, 150 V MM per JESD22-A115 and 1000V per JESD22-C101
- Latchup testing is done to JESDEC Standard JESD78 which exceeds 100 mA
- Package Offer: SO14, TSSOP14


## DESCRIPTION

The PCA9542 is a 1 -of-2 bi-directional translating multiplexer, controlled via the $I^{2} \mathrm{C}$ bus. The SCL/SDA upstream pair fans out to two SCx/SDx downstream pairs, or channels. Only one SCx/SDx channel is selected at a time, determined by the contents of the programmable control register. Two interrupt inputs, INT0 and INT1, one for each of the SCx/SDx downstream pairs, are provided. One interrupt output, $\bar{N} T$, which acts as an AND of the two interrupt inputs, is provided.

A power-on reset function puts the registers in their default state and initializes the $\mathrm{I}^{2} \mathrm{C}$ state machine with no channels selected.

The pass gates of the multiplexer are constructed such that the $V_{D D}$ pin can be used to limit the maximum high voltage which will be passed by the PCA9542. This allows the use of different bus voltages on each SCx/SDx pair, so that $1.8 \mathrm{~V}, 2.5 \mathrm{~V}$, or 3.3 V parts can communicate with 5 V parts without any additional protection. External pull-up resistors pull the bus up to the desired voltage level for each channel. All I/O pins are 5 V tolerant.

## PIN CONFIGURATION



Figure 1. Pin configuration

## PIN DESCRIPTION

| PIN <br> NUMBER | SYMBOL | FUNCTION |
| :---: | :---: | :--- |
| 1 | A0 | Address input 0 |
| 2 | A1 | Address input 1 |
| 3 | A2 | Address input 2 |
| 4 | INT0 | Active LOW interrupt input 0 |
| 5 | SD0 | Serial data 0 |
| 6 | SC0 | Serial clock 0 |
| 7 | $\mathrm{~V}_{\text {SS }}$ | Supply ground |
| 8 | $\overline{\text { NT1 }}$ | Active LOW interrupt input 1 |
| 9 | SD1 | Serial data 1 |
| 10 | SC1 | Serial clock 1 |
| 11 | $\overline{\mathrm{NT}}$ | Active LOW interrupt output |
| 12 | SCL | Serial clock line |
| 13 | SDA | Serial data line |
| 14 | V DD | Supply voltage |

## ORDERING INFORMATION

| PACKAGES | TEMPERATURE RANGE | ORDER CODE | DRAWING NUMBER |
| :---: | :---: | :---: | :---: |
| 14-Pin Plastic SO | -40 to $+85^{\circ} \mathrm{C}$ | PCA9542D | SOT108-1 |
| 14-Pin Plastic TSSOP | -40 to $+85^{\circ} \mathrm{C}$ | PCA9542PW | SOT402-1 |

[^0]
## 2-channel ${ }^{2}$ ² multiplexer and interrupt logic

BLOCK DIAGRAM


Figure 2. Block diagram

## DEVICE ADDRESSING

Following a START condition the bus master must output the address of the slave it is accessing. The address of the PCA9542 is shown in Figure 3. To conserve power, no internal pullup resistors are incorporated on the hardware selectable address pins and they must be pulled HIGH or LOW.


SW00862
Figure 3. Slave address
The last bit of the slave address defines the operation to be performed. When set to logic 1 , a read is selected while a logic 0 selects a write operation.

## CONTROL REGISTER

Following the successful acknowledgement of the slave address, the bus master will send a byte to the PCA9542 which will be stored in the Control Register. If multiple bytes are received by the PCA9542, it will save the last byte received. This register can be written or read via the $\mathrm{I}^{2} \mathrm{C}$ bus.


Figure 4. Control register

## CONTROL REGISTER DEFINITION

A SCx/SDx downstream pair, or channel, is selected by the contents of the control register. This register is written after the PCA9542 has been addressed. The 3 LSBs of the control byte are used to determine which channel is to be selected. When a channel is selected, it will become active after a stop condition has been placed on the $I^{2} \mathrm{C}$ bus. This ensures that all SCx/SDx lines will be in a HIGH state when the channel is made active, so that no false conditions are generated at the time of connection.

Table 1. Control Register; Write - Channel Selection/ Read - Channel Status

| D7 | D6 | INT1 | INT0 | D3 | B2 | B1 | B0 | COMMAND |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | X | X | X | X | 0 | X | X | No channel <br> selected |
| X | X | X | X | X | 1 | 0 | 0 | Channel 0 <br> enabled |
| X | X | X | X | X | 1 | 0 | 1 | Channel 1 <br> enabled |
| X | X | X | X | X | 1 | 1 | X | No channel <br> selected |

## POWER-ON RESET

When power is applied to $\mathrm{V}_{\mathrm{DD}}$, an internal Power On Reset holds the PCA9542 in a reset state until $V_{D D}$ has reached $V_{\text {POR }}$. At this point, the reset condition is released and the PCA9542 registers and $\mathrm{I}^{2} \mathrm{C}$ state machine are initialized to their default states, all zeroes causing all the channels to be deselected.

## INTERRUPT HANDLING

The PCA9542 provides 2 interrupt inputs, one for each channel and one open drain interrupt output. When an interrupt is generated by any device, it will be detected by the PCA9542 and the interrupt output will be driven LOW. The channel need not be active for detection of the interrupt. A bit is also set in the control byte.
Bits 4-5 of the control byte correspond to channels $0-1$ of the PCA9542, respectively. Therefore, if an interrupt is generated by any device connected to channel 1, the state of the interrupt inputs is loaded into the control register when a read is accomplished. Likewise, an interrupt on any device connected to channel 0 would cause bit 4 of the control register to be set on the read. The master can then address the PCA9542 and read the contents of the control byte to determine which channel contains the device generating the interrupt. The master can then reconfigure the PCA9542 to select this channel, and locate the device generating the interrupt and clear it.
It should be noted that more than one device can be providing an interrupt on a channel, so it is up to the master to ensure that all devices on a channel are interrogated for an interrupt.

The interrupt inputs may be used as general purpose inputs if the interrupt function is not required.

If unused, interrupt input(s) must be connected to $\mathrm{V}_{\mathrm{DD}}$ through a pull-up resistor.

Table 2. Control Register; Read - Interrupt

| D7 | D6 | TNT1 | TNT0 | D3 | B2 | B1 | B0 | COIMIMAND |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | X | 0 | X | X | X | X | No interrupt on channel 0 |
|  |  |  | 1 |  |  |  |  | Tnterrupt on channel 0 |
| 0 | 0 | 0 | X | X | X | X | X | No interrupt on channel 1 |
|  |  | 1 |  |  |  |  |  | Tnterrupt on channel 1 |

## VOLTAGE TRANSLATION

The pass gate transistors of the PCA9542 are constructed such that the $V_{D D}$ voltage can be used to limit the maximum voltage that will be passed from one $\mathrm{I}^{2} \mathrm{C}$ bus to another.


Figure 5. $\mathrm{V}_{\text {pass }}$ voltage

Figure 5 shows the voltage characteristics of the pass gate transistors (note that the graph was generated using the data specified in the DC Characteristics section of this datasheet). In order for the PCA9542 to act as a voltage translator, the $\mathrm{V}_{\text {pass }}$ voltage should be equal to, or lower than the lowest bus voltage. For example, if the main bus was running at 5 V , and the downstream buses were 3.3 V and 2.7 V , then $\mathrm{V}_{\text {pass }}$ should be equal to or below 2.7 V to effectively clamp the downstream bus voltages. Looking at Figure 5, we see that $\mathrm{V}_{\text {pass }}$ (max.) will be at 2.7 V when the PCA9542 supply voltage is 3.5 V or lower so the PCA9542 supply voltage could be set to 3.3 V . Pull-up resistors can then be used to bring the bus voltages to their appropriate levels (see Figure 12).
More Information can be found in Application Note AN262 PCA954X family of $I^{2} C / S M B$ us multiplexers and switches.

## CHARACTERISTICS OF THE I²C-BUS

The $\mathrm{I}^{2}$ C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

## Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals (see Flgure 6).


## Start and stop conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the start condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the stop condition $(P)$ (see Figure 7).

## System configuration

A device generating a message is a transmitter: a device receiving is the receiver. The device that controls the message is the master and the devices which are controlled by the master are the slaves (see Figure 8).

Figure 6. Bit transfer


Figure 7. Definition of start and stop conditions


Figure 8. System configuration

## Acknowledge

The number of data bytes transferred between the start and the stop conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter whereas the master generates an extra acknowledge related clock pulse.

A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse, set-up and hold times must be taken into account.
A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a stop condition.


Figure 9. Acknowledgement on the $\mathrm{I}^{2} \mathrm{C}$-bus


Figure 10. WRITE control register


Figure 11. READ control register

## TYPICAL APPLICATION



Figure 12. Typical Application

## ABSOLUTE MAXIMUM RATINGS ${ }^{1,2}$

In accordance with the Absolute Maximum Rating System (IEC 134).Voltages are referenced to GND (ground = 0 V ).

| SYMBOL | PARAMETER | CONDITIONS | RATING | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | DC supply voltage |  | -0.5 to +7.0 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | DC input voltage |  | -0.5 to +7.0 | V |
| $\mathrm{I}_{\mathrm{I}}$ | DC input current |  | $\pm 20$ | mA |
| $\mathrm{I}_{\mathrm{O}}$ | DC output current |  | $\pm 25$ | mA |
| $\mathrm{I}_{\mathrm{DD}}$ | Supply current |  | $\pm 100$ | mA |
| $\mathrm{I}_{\mathrm{SS}}$ | Supply current |  | $\pm 100$ | mA |
| $\mathrm{P}_{\text {tot }}$ | total power dissipation |  | 400 | mW |
| $\mathrm{~T}_{\text {stg }}$ | Storage temperature range | -60 to +150 | ${ }^{\circ} \mathrm{C}$ |  |
| $\mathrm{T}_{\text {amb }}$ | Operating ambient temperature |  | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |

## NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed $150^{\circ} \mathrm{C}$.

## DC CHARACTERISTICS

$\mathrm{V}_{\mathrm{DD}}=2.3$ to 3.6 V ; $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=-40$ to $+85^{\circ} \mathrm{C}$; unless otherwise specified. (See page 10 for $\mathrm{V}_{\mathrm{DD}}=3.6$ to 5.5 V .)

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |
| Supply |  |  |  |  |  |  |
| $\mathrm{V}_{\text {DD }}$ | Supply voltage |  | 2.3 |  | 3.6 | V |
| IDD | Supply current | $\begin{gathered} \hline \text { Operating mode; } V_{D D}=3.6 \mathrm{~V} ; \\ \text { no load; } \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}} \text { or } \mathrm{V}_{\mathrm{SS}} ; \\ \mathrm{f}_{\mathrm{SCL}}=100 \mathrm{kHz} \end{gathered}$ | - | 160 | 200 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {stb }}$ | Standby current | Standby mode; $\mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}$; <br> no load; $V_{I}=V_{D D}$ or $V_{S S} ; f_{S L C}=0 \mathrm{KHz}$ | - | 25 | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{POR}}$ | Power-on reset voltage | no load; $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{S S}$ | - | 1.6 | 2.1 | V |
| Input SCL; input/output SDA |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | LOW level input voltage |  | -0.5 | - | $0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH level input voltage |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | 6 | V |
| loL | LOW level output current | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 3 | - | - | mA |
|  |  | $\mathrm{V}_{\mathrm{OL}}=0.6 \mathrm{~V}$ | 6 | - | - |  |
| IL | Leakage current | $\mathrm{V}_{1}=\mathrm{V}_{\text {DD }}$ or $\mathrm{V}_{S S}$ | -1 | - | +1 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | Input capacitance | $\mathrm{V}_{1}=\mathrm{V}_{\text {SS }}$ | - | 9 | 10 | pF |
| Select inputs A0, A1, A2, INT0, INT1 |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | LOW level input voltage |  | -0.5 | - | +0.3 V ${ }_{\text {DD }}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH level input voltage |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| $\mathrm{ILI}^{\text {l }}$ | Input leakage current | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\text {SS }}$ | -1 | - | +1 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{i}$ | Input capacitance | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {SS }}$ | - | 1.6 | 3 | pF |
| Pass Gate |  |  |  |  |  |  |
| RON | Switch resistance | $\mathrm{V}_{\mathrm{CC}}=3.0$ to $3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0.4 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=15 \mathrm{~mA}$ | 5 | 20 | 30 | $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3$ to $2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0.4 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=10 \mathrm{~mA}$ | 7 | 26 | 55 |  |
| $V_{\text {Pass }}$ | Switch output voltage | $\mathrm{V}_{\text {swin }}=\mathrm{V}_{\text {DD }}=3.3 \mathrm{~V} ; \mathrm{I}_{\text {swout }}=-100 \mu \mathrm{~A}$ |  | 2.2 |  | V |
|  |  | $\mathrm{V}_{\text {swin }}=\mathrm{V}_{\text {DD }}=3.0$ to 3.6 V ; $\mathrm{I}_{\text {swout }}=-100 \mu \mathrm{~A}$ | 1.6 |  | 2.8 |  |
|  |  | $\mathrm{V}_{\text {swin }}=\mathrm{V}_{\text {DD }}=2.5 \mathrm{~V} ; \mathrm{I}_{\text {swout }}=-100 \mu \mathrm{~A}$ |  | 1.5 |  |  |
|  |  | $\mathrm{V}_{\text {swin }}=\mathrm{V}_{\text {DD }}=2.3$ to $2.7 \mathrm{~V} ; \mathrm{I}_{\text {swout }}=-100 \mu \mathrm{~A}$ | 1.1 |  | 2.0 |  |
| IL | Leakage current | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\text {SS }}$ | -1 | - | +1 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\text {io }}$ | Input/output capacitance | $\mathrm{V}_{1}=\mathrm{V}_{\text {SS }}$ | - | 3 | 5 | pF |
| INT Output |  |  |  |  |  |  |
| IOL | LOW level output current | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 3 | - | - | mA |
| $\mathrm{IOH}^{\text {a }}$ | HIGH level output current |  | - | - | +100 | $\mu \mathrm{A}$ |

## DC CHARACTERISTICS

$\mathrm{V}_{\mathrm{DD}}=3.6$ to $5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=-40$ to $+85^{\circ} \mathrm{C}$; unless otherwise specified. (See page 9 for $\mathrm{V}_{\mathrm{DD}}=2.3$ to 3.6 V .)

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |
| Supply |  |  |  |  |  |  |
| $V_{D D}$ | Supply voltage |  | 3.6 |  | 5.5 | V |
| IDD | Supply current | $\begin{gathered} \text { Operating mode; } \mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V} ; \\ \text { no load; } \mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}} \text { or } \mathrm{V}_{\mathrm{SS}} ; \\ \mathrm{f}_{\mathrm{SCL}}=100 \mathrm{kHz} \end{gathered}$ | - | 575 | 600 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {stb }}$ | Standby current | $\begin{gathered} \text { Standby mode; } \mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V} ; \\ \text { no load; } \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}} \text { or } \mathrm{V}_{\mathrm{SS}} ; \text { f }_{\mathrm{SLC}}=0 \mathrm{KHz} \end{gathered}$ | - | 80 | 200 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{POR}}$ | Power-on reset voltage | no load; $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{S S}$ | - | 1.7 | 2.1 | V |
| Input SCL; input/output SDA |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | LOW level input voltage |  | -0.5 | - | $0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH level input voltage |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | 6 | V |
| lob | LOW level output current | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 3 | - | - | mA |
|  |  | $\mathrm{V}_{\mathrm{OL}}=0.6 \mathrm{~V}$ | 6 | - | - | mA |
| IIL | LOW level input current | $\mathrm{V}_{1}=\mathrm{V}_{\text {SS }}$ | -10 | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {H }}$ | HIGH level input current | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}$ | - | - | 100 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | Input capacitance | $\mathrm{V}_{1}=\mathrm{V}_{\text {SS }}$ | - | 9 | 10 | pF |
| Select inputs A0, A1, A2, INT0, INT1 |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | LOW level input voltage |  | -0.5 | - | $+0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH level input voltage |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| $\mathrm{ILI}^{\text {l }}$ | Input leakage current | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\text {SS }}$ | -1 | - | +50 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{i}$ | Input capacitance | $\mathrm{V}_{1}=\mathrm{V}_{\text {SS }}$ | - | 2 | 5 | pF |
| Pass Gate |  |  |  |  |  |  |
| $\mathrm{R}_{\mathrm{ON}}$ | Switch resistance | $\mathrm{V}_{\mathrm{CC}}=4.5$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0.4 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=15 \mathrm{~mA}$ | 4 | 11 | 24 | $\Omega$ |
| $V_{\text {Pass }}$ | Switch output voltage | $\mathrm{V}_{\text {swin }}=\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} ; \mathrm{I}_{\text {swout }}=-100 \mu \mathrm{~A}$ | - | 3.5 | - | V |
|  |  | $\mathrm{V}_{\text {swin }}=\mathrm{V}_{\mathrm{DD}}=4.5$ to $5.5 \mathrm{~V} ; \mathrm{I}_{\text {swout }}=-100 \mu \mathrm{~A}$ | 2.6 | - | 4.5 | V |
| IL | Leakage current | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {DD }}$ or $\mathrm{V}_{S S}$ | -10 | - | +100 | $\mu \mathrm{A}$ |
| $\mathrm{C}_{\text {io }}$ | Input/output capacitance | $\mathrm{V}_{1}=\mathrm{V}_{\text {SS }}$ | - | 3 | 5 | pF |
| INT Output |  |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{OL}}$ | LOW level output current | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 3 | - | - | mA |
| $\mathrm{IOH}^{\text {l }}$ | HIGH level output current |  | - | - | +100 | $\mu \mathrm{A}$ |

## AC CHARACTERISTICS

| SYMBOL | PARAMETER | $\begin{aligned} & \text { STANDARD-MODE } \\ & 1^{2} \mathrm{C}-\mathrm{BUS} \end{aligned}$ |  | FAST-MODE ${ }^{2} \mathrm{C}$-BUS |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |  |
| $\mathrm{t}_{\mathrm{pd}}$ | Propagation delay from SDA to $\mathrm{SD}_{\mathrm{n}}$ or SCL to $\mathrm{SC}_{\mathrm{n}}$ | - | $0.3^{1}$ | - | $0.3^{1}$ | ns |
| $\mathrm{f}_{\text {SCL }}$ | SCL clock frequency | 0 | 100 | 0 | 400 | kHz |
| $\mathrm{t}_{\text {BUF }}$ | Bus free time between a STOP and START condition | 4.7 | - | 1.3 | - | $\mu \mathrm{s}$ |
| ${ }^{\text {thd }}$; STA | Hold time (repeated) START condition <br> After this period, the first clock pulse is generated | 4.0 | - | 0.6 | - | $\mu \mathrm{s}$ |
| tow | LOW period of the SCL clock | 4.7 | - | 1.3 | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HIGH }}$ | HIGH period of the SCL clock | 4.0 | - | 0.6 | - | $\mu \mathrm{s}$ |
| tsu;STA | Set-up time for a repeated START condition | 4.7 | - | 0.6 | - | $\mu \mathrm{s}$ |
| tsu;Sto | Set-up time for STOP condition | 4.0 | - | 0.6 | - | $\mu \mathrm{s}$ |
| thD; DAT | Data hold time | $0^{2}$ | 3.45 | $0^{2}$ | 0.9 | $\mu \mathrm{s}$ |
| ${ }_{\text {tsu;DAT }}$ | Data set-up time | 250 | - | 100 | - | ns |
| $\mathrm{t}_{\mathrm{R}}$ | Rise time of both SDA and SCL signals | - | 1000 | $20+0.1 \mathrm{Cb}^{3}{ }^{3}$ | 300 | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Fall time of both SDA and SCL signals | - | 300 | $20+0.1 \mathrm{Cb}^{3}$ | 300 | $\mu \mathrm{s}$ |
| $\mathrm{C}_{\mathrm{b}}$ | Capacitive load for each bus line | - | 400 | - | 400 | $\mu \mathrm{s}$ |
| tsp | Pulse width of spikes which must be suppressed by the input filter | - | 50 | - | 50 | ns |
| tvD:DATL | Data valid (HL) | - | 1 | - | 1 | $\mu \mathrm{s}$ |
| tvd:DATH | Data valid (LH) | - | 0.6 | - | 0.6 | $\mu \mathrm{s}$ |
| tvD:ACK | Data valid Acknowledge | - | 1 | - | 1 | $\mu \mathrm{s}$ |
| INT |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{iv}}$ | $\overline{\mathrm{NT}}$ Tn to INT active valid time | - | 4 | - | 4 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{ir}}$ | INTn to INT inactive delay time | - | 2 | - | 2 | $\mu \mathrm{s}$ |
| Lpwr | LOW level pulse width rejection or INTn inputs | 1 | - | 1 | - | $\mu \mathrm{s}$ |
| $\mathrm{H}_{\text {pwr }}$ | HIGH level pulse width rejection or INTn inputs | 0.5 | - | 0.5 | - | $\mu \mathrm{s}$ |

## NOTES:

1. Pass gate propagation delay is calculated from the $20 \Omega$ typical $\mathrm{R}_{\mathrm{ON}}$ and and the 15 pF load capacitance.
2. A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the $\mathrm{VIH}_{\text {min }}$ of the SCL signal) in order to bridge the undefined region of the falling edge of SCL.
3. $\mathrm{C}_{\mathrm{b}}=$ total capacitance of one bus line in pF .


Figure 13. Definition of timing on the $\mathrm{I}^{2} \mathrm{C}$-bus


DIMENSIONS (inch dimensions are derived from the original mm dimensions)

| UNIT | $\mathbf{A}$ <br> max. | $\mathbf{A}_{\mathbf{1}}$ | $\mathbf{A}_{\mathbf{2}}$ | $\mathbf{A}_{\mathbf{3}}$ | $\mathbf{b}_{\mathbf{p}}$ | $\mathbf{c}$ | $\mathbf{D}^{(1)}$ | $\mathbf{E}^{(1)}$ | $\mathbf{e}$ | $\mathbf{H}_{\mathbf{E}}$ | $\mathbf{L}$ | $\mathbf{L}_{\mathbf{p}}$ | $\mathbf{Q}$ | $\mathbf{v}$ | $\mathbf{w}$ | $\mathbf{y}$ | $\mathbf{Z}^{(1)}$ | $\theta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 1.75 | 0.25 | 1.45 | 0.25 | 0.49 | 0.25 | 8.75 | 4.0 | 1.27 | 6.2 | 1.05 | 1.0 | 0.7 | 0.25 | 0.25 | 0.1 | 0.7 |  |
|  |  | 0.10 | 1.25 |  | 0.36 | 0.19 | 8.55 | 3.8 |  | 5.8 |  | 0.3 |  |  |  |  |  |  |
| inches | 0.069 | 0.010 | 0.057 | 0.01 | 0.019 | 0.0100 | 0.35 | 0.16 | 0.050 | 0.244 | 0.041 | 0.039 | 0.028 | 0.0 |  |  |  |  |
|  | 0.004 | 0.049 | 0.01 | 0.014 | 0.0075 | 0.34 | 0.15 | 0.05 | 0.228 | 0.041 | 0.016 | 0.024 | 0.01 | 0.01 | 0.004 | 0.028 |  |  |
| 0 | 0.012 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

| OUTLINE <br> VERSION | REFERENCES |  |  | EUROPEAN | ERSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | EIAJ |  |  |
| SOT108-1 | $076 E 06$ | MS-012 |  |  | $-97-05-22$ |



detail $X$


DIMENSIONS (mm are the original dimensions)

| UNIT | $\mathbf{A}$ <br> max. | $\mathbf{A}_{\mathbf{1}}$ | $\mathbf{A}_{\mathbf{2}}$ | $\mathbf{A}_{\mathbf{3}}$ | $\mathbf{b}_{\mathbf{p}}$ | $\mathbf{c}$ | $\mathbf{D}^{(1)}$ | $\mathbf{E}^{(\mathbf{2})}$ | $\mathbf{e}$ | $\mathbf{H}_{\mathbf{E}}$ | $\mathbf{L}$ | $\mathbf{L}_{\mathbf{p}}$ | $\mathbf{Q}$ | $\mathbf{v}$ | $\mathbf{w}$ | $\mathbf{y}$ | $\mathbf{Z}^{(1)}$ | $\theta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 1.10 | 0.15 | 0.95 | 0.25 | 0.30 | 0.2 | 5.1 | 4.5 | 0.65 | 6.6 | 1.0 | 0.75 | 0.4 | 0.2 | 0.13 | 0.1 | 0.72 | $8^{0}$ |
|  | 0.05 | 0.80 | 0.30 | 0.3 | 0.19 | 0.1 | 4.9 | 4.3 | 0.2 | 0.3 |  |  |  |  |  |  |  |  |

Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

| OUTLINE VERSION | REFERENCES |  |  | EUROPEAN PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | EIAJ |  |  |
| SOT402-1 |  | MO-153 |  | $\square$ | $\begin{aligned} & -95-04-04 \\ & 99-12-27 \end{aligned}$ |



[1] Please consult the most recently issued data sheet before initiating or completing a design.
[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

## Definitions

Short-form specification - The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.
Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.
Application information - Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

## Disclaimers

Life support - These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.
Right to make changes - Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

## Contact information

© Koninklijke Philips Electronics N.V. 2002
For additional information please visit
http://www.semiconductors.philips.com. Fax: +31 402724825
All rights reserved. Printed in U.S.A.

For sales offices addresses send e-mail to:
sales.addresses@www.semiconductors.philips.com.
Date of release: 03-02


[^0]:    Standard packing quantities and other packaging data is available at www.philipslogic.com/packaging.

