

Eight Output Differential Buffer for PCI-Express

Recommended Application:

DB800 Intel Yellow Cover part with PCI-Express support.

Output Features:

- 8 0.7V current-mode differential output pairs
- Supports zero delay buffer mode and fanout mode
- Bandwidth programming available

Key Specifications:

- Outputs cycle-cycle jitter < 50ps
- Outputs skew: 50ps
- +/- 300ppm frequency accuracy on output clocks

Features/Benefits:

- Supports tight ppm accuracy clocks for Serial-ATA
- Spread spectrum modulation tolerant, 0 to -0.5% down spread and +/- 0.25% center spread
- Supports undriven differential output pair in PD# and SRC_STOP# for power management.

Pin Configuration

48-pin SSOP & TSSOP



Pin Description

PIN #	PIN NAME	PIN TYPE	DESCRIPTION
			Active low Input for determining SRC output frequency SRC or
1	SRC_DIV#	IN	SRC/2.
			0 = SRC/2, 1= SRC
2	VDD	PWR	Power supply, nominal 3.3V
3	GND	PWR	Ground pin.
4	SRC_IN	IN	0.7 V Differential SRC TRUE input
5	SRC_IN#	IN	0.7 V Differential SRC COMPLEMENTARY input
6	OE_0	IN	Active high input for enabling outputs.
0			0 = tri-state outputs, 1= enable outputs
7	OE_3	IN	Active high input for enabling outputs.
1	06_3		0 = tri-state outputs, 1= enable outputs
8	DIF_0	OUT	0.7V differential true clock outputs
9	DIF_0#	OUT	0.7V differential complement clock outputs
10	GND	PWR	Ground pin.
11	VDD	PWR	Power supply, nominal 3.3V
12	DIF_1	OUT	0.7V differential true clock outputs
13	DIF_1#	OUT	0.7V differential complement clock outputs
14	OE_1	IN	Active high input for enabling outputs.
14		IIN	0 = tri-state outputs, 1= enable outputs
15	OE_2	IN	Active high input for enabling outputs.
15	06_2	IIN	0 = tri-state outputs, 1= enable outputs
16	DIF_2	OUT	0.7V differential true clock outputs
17	DIF_2#	OUT	0.7V differential complement clock outputs
18	GND	PWR	Ground pin.
19	VDD	PWR	Power supply, nominal 3.3V
20	DIF_3	OUT	0.7V differential true clock outputs
21	DIF_3#	OUT	0.7V differential complement clock outputs
22	BYPASS#/PLL	IN	Input to select Bypass(fan-out) or PLL (ZDB) mode
22	DIFASS#/FLL		0 = Bypass mode, 1= PLL mode
23	SCLK	IN	Clock pin of SMBus circuitry, 5V tolerant.
24	SDATA	I/O	Data pin for SMBus circuitry, 5V tolerant.



Pin Description (Continued)


PIN #	PIN NAME	PIN TYPE	DESCRIPTION
25	GND	PWR	Ground pin.
26	PD#	IN	Asynchronous active low input pin used to power down the device. The internal clocks are disabled and the VCO and the crystal are stopped.
27	SRC_STOP#	IN	Active low input to stop diff outputs.
28	HIGH_BW#	PWR	3.3V input for selecting PLL Band Width 0 = High, 1= Low
29	DIF_4#	OUT	0.7V differential complement clock outputs
30	DIF_4	OUT	0.7V differential true clock outputs
31	VDD	PWR	Power supply, nominal 3.3V
32	GND	PWR	Ground pin.
33	DIF_5#	OUT	0.7V differential complement clock outputs
34	DIF_5	OUT	0.7V differential true clock outputs
35	OE_5	IN	Active high input for enabling outputs. 0 = tri-state outputs, 1= enable outputs
36	OE_6	IN	Active high input for enabling outputs. 0 = tri-state outputs, 1 = enable outputs
37	DIF_6#	OUT	0.7V differential complement clock outputs
38	DIF_6	OUT	0.7V differential true clock outputs
39	VDD	PWR	Power supply, nominal 3.3V
40	GND	PWR	Ground pin.
41	DIF_7#	OUT	0.7V differential complement clock outputs
42	DIF_7	OUT	0.7V differential true clock outputs
43	OE_4	IN	Active high input for enabling outputs. 0 = tri-state outputs, 1= enable outputs
44	OE_7	IN	Active high input for enabling outputs. 0 = tri-state outputs, 1= enable outputs
45	LOCK	OUT	3.3V output indicating PLL Lock Status. This pin goes high when lock is achieved.
46	IREF	IN	This pin establishes the reference current for the differential current-mode output pairs. This pin requires a fixed precision resistor tied to ground in order to establish the appropriate current. 475 ohms is the standard value.
47	GNDA	PWR	Ground pin for the PLL core.
48	VDDA	PWR	3.3V power for the PLL core.



General Description

ICS9DB108 follows the Intel DB400 Differential Buffer Specification. This buffer provides four SRC clocks for PCI-Express, next generation I/O devices. **ICS9DB108** is driven by a differential input pair from a CK409/CK410 main clock generator, such as the ICS952601 or ICS954101. **ICS9DB108** can run at speeds up to 200MHz. It provides ouputs meeting tight cycle-to-cycle jitter (50ps) and output-to-output skew (50ps) requirements.

Block Diagram



Absolute Max

Symbol	Parameter	Min	Max	Units
VDD_A	3.3V Core Supply Voltage		4.6	V
VDD_In	3.3V Logic Supply Voltage		4.6	V
VIL	Input Low Voltage	GND-0.5		V
V _{IH}	Input High Voltage		V_{DD} +0.5V	V
Ts	Storage Temperature	-65	150	°C
Tambient	Ambient Operating Temp	0	70	С°
Tcase	Case Temperature		115	°C
	Input ESD protection			
ESD prot	human body model	2000		V

Electrical Characteristics - Input/Supply/Common Output Parameters

$T_A = 0 - 70^{\circ}C$; Supply Volta	age $V_{DD} = 3.3$	V +/-5%					
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Input High Voltage	V _{IH}	3.3 V +/-5%	2		V _{DD} + 0.3	V	
Input Low Voltage	VIL	3.3 V +/-5%	GND - 0.3		0.8	V	
Input High Current	I _{IH}	$V_{IN} = V_{DD}$	-5		5	uA	
	I _{IL1}	V _{IN} = 0 V; Inputs with no pull-up resistors	-5			uA	
Input Low Current	$I_{\rm IL2}$	$V_{IN} = 0 V$; Inputs with pull-up resistors	-200			uA	
Operating Supply Current	I _{DD3.30P}	Full Active, $C_L = Full load;$			250	mA	
Powerdown Current			mA				
r owerdown ourrent	DD3.3PD	all differential pairs tri-stated			12	.3 V V V uA uA uA uA uA uA mA mA mA mA mA mA MHz MHz MHz NS MHz NS NS NS	
Input Frequency ³	F_i	V _{DD} = 3.3 V	80	100/133 166/200	220	MHz	3
Pin Inductance ¹	L_{pin}				7	nH	1
	C _{IN}	Logic Inputs	1.5		5	pF	1
input Capacitance	C _{OUT}	Output pin capacitance	1.5 5 pF 6 pF	pF	1		
		PLL Bandwidth when PLL_BW=0		4		MHz	1
Powerdown Current	BW	PLL Bandwidth when PLL_BW=1		2		MHz	1
Clk Stabilization ^{1,2}	T _{STAB}	From V _{DD} Power-Up and after input clock stabilization or de- assertion of PD# to 1st clock			1	ms	1,2
Modulation Frequency		Triangular Modulation	30		33	kHz	1
Tdrive_SRC_STOP#		DIF output enable after SRC_Stop# de-assertion			10	ns	1,3
Tdrive_PD#		DIF output enable after PD# de-assertion			300	us	1,3
Tfall		Fall time of PD# and SRC_STOP#			5	ns	1
Trise		Rise time of PD# and SRC_STOP#			5	ns	2

 $T_A = 0 - 70^{\circ}C$; Supply Voltage $V_{DD} = 3.3 \text{ V} + -5\%$

¹Guaranteed by design and characterization, not 100% tested in production.

²See timing diagrams for timing requirements.

³Time from deassertion until outputs are >200 mV



Electrical Characteristics - DIF 0.7V Current Mode Differential Pair

$T_A = 0 - 70^{\circ}C; V_{DD} = 3.3 \text{ V} + -5\%; C_L = 2pF, R_S = 33.2\Omega, R_P = 49.9\Omega, I_{REF} = 475\Omega$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Current Source Output Impedance	Zo ¹	$V_{O} = V_{x}$	3000			Ω	1
Voltage High	VHigh	Statistical measurement on single ended signal using oscilloscope	660		850	mV	1,3
Voltage Low	VLow	math function.	-150		150	IIIV	1,3
Max Voltage	Vovs	Measurement on single ended			1150	mV	1
Min Voltage	Vuds	signal using absolute value.	-300			IIIV	1
Crossing Voltage (abs)	Vcross(abs)		250		550	mV	1
Crossing Voltage (var)	d-Vcross	Variation of crossing over all edges			140	mV	1
Long Accuracy	ppm	see Tperiod min-max values			0	ppm	1,2
		200MHz nominal	4.9985		5.0015	ns	2
		200MHz spread	4.9985		5.0266	ns	2
		166.66MHz nominal	5.9982		6.0018	ns	2
Average period	Tperiod	166.66MHz spread	5.9982		6.0320	ns	2
Average period		133.33MHz nominal	7.4978		7.5023	ns	2
		133.33MHz spread	7.4978		5.4000	ns	2
		100.00MHz nominal	9.9970		10.0030	ns	2
		100.00MHz spread	9.9970		10.0533	ns	2
		200MHz nominal	4.8735			ns	1,2
Absolute min period	–	166.66MHz nominal/spread	5.8732			ns	1,2
Absolute min period	T _{absmin}	133.33MHz nominal/spread	7.3728			ns	1,2
		100.00MHz nominal/spread	9.8720			ns	1,2
Rise Time	t _r	V _{OL} = 0.175V, V _{OH} = 0.525V	175		700	ps	1
Fall Time	t _f	V _{OH} = 0.525V V _{OL} = 0.175V	175		700	ps	1
Rise Time Variation	d-t _r				125	ps	1
Fall Time Variation	d-t _f				125	ps	1
Duty Cycle	d _{t3}	Measurement from differential wavefrom	45		55	%	1
Skew	t _{sk3}	V _T = 50%			50	ps	1
Jitter, Cycle to cycle	t _{jcyc-cyc}	PLL mode, Measurement from differential wavefrom			50	ps	1
		BYPASS mode as additive jitter			50	ps	1

¹Guaranteed by design and characterization, not 100% tested in production.

² All Long Term Accuracy and Clock Period specifications are guaranteed with the assumption that the input clock complies with CK409/CK410 accuracy requirements

 ${}^{3}I_{REF} = V_{DD}/(3xR_{R})$. For $R_{R} = 475\Omega$ (1%), $I_{REF} = 2.32mA$. $I_{OH} = 6 \times I_{REF}$ and $V_{OH} = 0.7V @ Z_{O} = 50\Omega$.



General SMBus serial interface information for the ICS9DB108

How to Write:

- Controller (host) sends a start bit.
- Controller (host) sends the write address DC (H)
- ICS clock will acknowledge
- Controller (host) sends the begining byte location = N
- ICS clock will acknowledge
- Controller (host) sends the data byte count = X
- ICS clock will *acknowledge*
- Controller (host) starts sending Byte N through Byte N + X -1 (see Note 2)
- ICS clock will acknowledge each byte one at a time
- Controller (host) sends a Stop bit

How to Read:

- Controller (host) will send start bit.
- Controller (host) sends the write address $DC_{(H)}$
- ICS clock will *acknowledge*
- Controller (host) sends the begining byte location = N
- ICS clock will acknowledge
- Controller (host) will send a separate start bit.
- Controller (host) sends the read address DD (H)
- ICS clock will acknowledge
- ICS clock will send the data byte count = X
- ICS clock sends Byte N + X -1
- ICS clock sends Byte 0 through byte X (if X_(H) was written to byte 8).
- Controller (host) will need to acknowledge each byte
- Controllor (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

Ind	Index Block Write Operation										
Cor	ntroller (Host)	ICS (Slave/Receiver)									
Т	starT bit										
Slave	e Address DC _(H)										
WR	WRite										
			ACK								
Begi	nning Byte = N										
			ACK								
Data	Byte Count = X										
			ACK								
Begin	ning Byte N										
			ACK								
	0	fe									
	0	X Byte	0								
	0	×	0								
			0								
Byte	e N + X - 1										
			ACK								
Р	stoP bit										

Ind	Index Block Read Operation										
Con	troller (Host)	IC	S (Slave/Receiver)								
Т	starT bit										
Slave	Address DC _(H)										
WR	WRite										
			ACK								
Begir	nning Byte = N										
			ACK								
RT	Repeat starT										
Slave	Address DD _(H)										
RD	ReaD										
		ACK									
		Data Byte Count = X									
	ACK										
			Beginning Byte N								
	ACK										
		/te	0								
	0	X Byte	0								
	0	×	0								
	0										
			Byte N + X - 1								
N	Not acknowledge										
Р	stoP bit										



SMBus Table: Frequency Select Register, READ/WRITE ADDRESS (DC/DD)

Byt	Byte 0 Pin #		Name Control Function		Туре	0	1	PWD
Bit 7	-		PD#	<pre># drive mode</pre>	RW	driven	Hi-Z	0
Bit 6	-		SRC_S	top# drive mode	RW	driven	Hi-Z	0
Bit 5	5 -		Reserved		RW	Reserved		Х
Bit 4	-		Reserved		RW	Res	erved	Х
Bit 3	-		1	Reserved	RW	Res	erved	Х
Bit 2	-		PLL	_BW# adjust	RW	High BW	Low BW	1
Bit 1	-		BYPASS#/PLL		RW	fan-out	ZDB	1
Bit 0	-		S	SRC_DIV#	RW	x/2	1x	1

SMBus Table: Output Control Register

Byt	Byte 1 Pin #		Name	Control Function	Туре	0	1	PWD
Bit 7	42,	41	DIF_7	Output Control	RW	Disable	Enable	1
Bit 6	38,	37	DIF_6	Output Control	RW	Disable	Enable	1
Bit 5	34,	33	DIF_5	Output Control	RW	Disable	Enable	1
Bit 4	30,	29	DIF_4	Output Control	RW	Disable	Enable	1
Bit 3	20,	21	DIF_3	Output Control	RW	Disable	Enable	1
Bit 2	16,	17	DIF_2	Output Control	RW	Disable	Enable	1
Bit 1	12,	13	DIF_1	Output Control	RW	Disable	Enable	1
Bit 0	8,	9	DIF_0	Output Control	RW	Disable	Enable	1



Byt	Byte 2 Pin #		Name	Control Function	Туре	0	1	PWD	
Bit 7	42,	,41	DIF_7	Output Control	RW	Res	erved	0	
Bit 6	38,	,37	DIF_6	Output Control	RW	Free-run	Stoppable	0	
Bit 5	34,	,33	DIF_5	Output Control	RW	Free-run	Stoppable	0	
Bit 4	30,	,29	DIF_4	Output Control	RW	Res	erved	0	
Bit 3	20,	,21	DIF_3	Output Control	RW	Res	erved	0	
Bit 2	16,	,17	DIF_2	Output Control	RW	Free-run	Stoppable	0	
Bit 1	12,	,13	DIF_1	Output Control	RW	Free-run	Stoppable	0	
Bit 0	8,	,9	DIF_0	Output Control	RW	Res	erved	0	

SMBus Table: Output Control Register

SMBus Table: Output Control Register

Byt	Byte 3 Pin # Na		Name Control Function T		Туре	0	1	PWD
Bit 7				Reserved	RW	Res	erved	Х
Bit 6	j R		Reserved	RW	Res	erved	Х	
Bit 5		F		Reserved	RW	Res	erved	Х
Bit 4				Reserved	RW	Res	erved	Х
Bit 3				Reserved	RW	Res	erved	Х
Bit 2		F		Reserved	RW	Res	erved	Х
Bit 1		F		Reserved	RW	Res	erved	Х
Bit 0				Reserved	RW	Res	erved	Х

SMBus Table: Vendor & Revision ID Register

Byte 4		Pin #	Name	Control Function	Туре	0	1	PWD
Bit 7	-		RID3		R	-	-	0
Bit 6	-		RID2	REVISION ID	R	-	-	0
Bit 5	-	-	RID1	REVISIONID	R	-	-	0
Bit 4	-		RID0		R	-	-	1
Bit 3	-		VID3		R	-	-	0
Bit 2	-		VID2	VENDOR ID	R	-	-	0
Bit 1	-		VID1		R	-	-	0
Bit 0	-		VID0		R	-	-	1



SMBus Table: DEVICE ID

Byt	te 5	Pin #	Name	Control Function	Туре	0	1	PWD
Bit 7	Bit 7 -		Device ID 7 (MSB)		RW	Reserved		0
Bit 6	Bit 6 -		D	evice ID 6	RW	Reserved		0
Bit 5	Bit 5 -		Device ID 5		RW	Reserved		0
Bit 4	Bit 4 -		Device ID 4		RW	Reserved		0
Bit 3	Bit 3 -		Device ID 3		RW	Reserved		1
Bit 2	Bit 2 -		Device ID 2		RW	Reserved		0
Bit 1	1 -		Device ID 1		RW	Reserved		0
Bit 0	Bit 0 -		Device ID 0		RW	Reserved		0

SMBus Table: Byte Count Register

Byt	te 6	Pin #	Name	Control Function	Туре	0	1	PWD
Bit 7	-		BC7		RW	-	-	0
Bit 6	'		BC6		RW	-	-	0
Bit 5	'		BC5	Writing to this	RW	-	-	0
Bit 4	-		BC4	register configures	RW	-	-	0
Bit 3	-		BC3	how many bytes	RW	-	-	0
Bit 2	-		BC2	will be read back.	RW	-	-	1
Bit 1	-		BC1		RW	-	-	0
Bit 0	-		BC0		RW	-	-	1




PD#, Power Down

The PD# pin cleanly shuts off all clocks and places the device into a power saving mode. PD# must be asserted before shutting off the input clock or power to insure an orderly shutdown. PD is asynchronous active-low input for both powering down the device and powering up the device. When PD# is asserted, all clocks will be driven high, or tri-stated (depending on the PD# drive mode and Output control bits) before the PLL is shut down.


PD# Assertion

When PD# is sampled low by two consecutive rising edges of DIF#, all DIF outputs must be held High, or tri-stated (depending on the PD# drive mode and Output control bits) on the next High-Low transition of the DIF# outputs. When the PD# drive mode bit is set to '0', all clock outputs will be held with DIF driven High with 2 x I_{REF} and DIF# tri-stated. If the PD# drive mode bit is set to '1', both DIF and DIF# are tri-stated.



PD# De-assertion

Power-up latency is less than 1 ms. This is the time from de-assertion of the PD# pin, or VDD reaching 3.3V, or the time from valid SRC_IN clocks until the time that stable clocks are output from the device (PLL Locked). If the PD# drive mode bit is set to '1', all the DIF outputs must driven to a voltage of >200 mV within 300 ms of PD# de-assertion.





SRC_STOP#

The SRC_STOP# signal is an active-low asynchronous input that cleanly stops and starts the DIF outputs. A valid clock must be present on SRC_IN for this input to work properly. The SRC_STOP# signal is de-bounced and must remain stable for two consecutive rising edges of DIF# to be recognized as a valid assertion or de-assertion.


SRC_STOP# - Assertion

Asserting SRC_STOP# causes all DIF outputs to stop after their next transition (if the control register settings allow the output to stop). When the SRC_STOP# drive bit is '0', the final state of all stopped DIF outputs is DIF = High and DIF# = Low. There is no change in output drive current. DIF is driven with $6x_{REF}$. DIF# is not driven, but pulled low by the termination. When the SRC_STOP# drive bit is '1', the final state of all DIF output pins is Low. Both DIF and DIF# are not driven.


SRC_STOP# - De-assertion (transition from '0' to '1')

All stopped differential outputs resume normal operation in a glitch-free manner. The de-assertion latency to active outputs is 2-6 DIF clock periods, with all DIF outputs resuming simultaneously. If the SRC_STOP# drive control bit is '1' (tri-state), all stopped DIF outputs must be driven High (>200 mV) within 10 ns of de-assertion.

SRC_STOP_1 (SRC_Stop = Driven, PD = Driven)




SRC_STOP_2 (SRC_Stop =Tristate, PD = Driven)







SRC_STOP_3 (SRC_Stop = Driven, PD = Tristate)



SRC_STOP_4 (SRC_Stop = Tristate, PD = Tristate)







	In Millir	neters	In Inches		
SYMBOL	COMMON D	IMENSIONS	COMMON DIMENSIONS		
	MIN	MAX	MIN	MAX	
A	2.41	2.80	.095	.110	
A1	0.20	0.40	.008	.016	
b	0.20	0.34	.008	.0135	
С	0.13	0.25	.005	.010	
D	SEE VARIATIONS		SEE VARIATIONS		
E	10.03	10.68	.395	.420	
E1	7.40	7.60	.291	.299	
е	0.635 I	BASIC	0.025 BASIC		
h	0.38	0.64	.015	.025	
Ĺ	0.50	1.02	.020	.040	
N	SEE VAR	IATIONS	SEE VARIATIONS		
α	0°	8°	0°	8°	


VARIATIONS

N	Drr	ım.	D (inch)	
N	MIN	MAX	MIN	MAX
48	15.75	16.00	.620	.630


Reference Doc.: JEDEC Publication 95, MO-118

10-0034

Ordering Information







48-Lead, 6.10 mm. Body, 0.50 mm. Pitch TSSOP (240 mil) (20 mil)

SYMBOL		MENSIONS	In Inches COMMON DIMENSIONS		
STINDOL	COMMON DIMENSIONS MIN MAX		MIN MAX		
A		1.20		.047	
A1	0.05	0.15	.002	.006	
A2	0.80	1.05	.032	.041	
b	0.17	0.27	.007	.011	
С	0.09	0.20	.0035	.008	
D	SEE VAR	RIATIONS	SEE VARIATIONS		
E	8.10 E	BASIC	0.319 BASIC		
E1	6.00	6.20	.236	.244	
е	0.50 E	BASIC	0.020 BASIC		
L	0.45	0.75	.018	.030	
Ν	SEE VAF	RIATIONS	SEE VARIATIONS		
а	0°	8°	0°	8°	
aaa		0.10		.004	

VARIATIONS

N	D n	D mm. D (inch)		
IN	MIN	MAX	MIN	MAX
48	12.40	12.60	.488	.496

Reference Doc.: JEDEC Publication 95, MO-153

10-0039

Ordering Information

