

# M5M51016BTP, RT-10VL, -10VLL

1048576-BIT(65536-WORD BY 16-BIT)CMOS STATIC RAM

**DESCRIPTION**

The M5M51016BTP, RT are a 1048576-bit CMOS static RAM organized as 65536 word by 16-bit which are fabricated using high-performance triple polysilicon CMOS technology. The use of resistive load NMOS cells and CMOS periphery result in a high density and low power static RAM.

They are low stand-by current and low operation current and ideal for the battery back-up application.

The M5M51016BTP,RT are packaged in a 44-pin thin small outline package which is a high reliability and high density surface mount device (SMD). Two types of devices are available. M5M51016BTP(normal lead bend type package), M5M51016BRT (reverse lead bend type package). Using both types of devices, it becomes very easy to design a printed circuit board.


**FEATURES**

Type name	Access time (max)	Power supply current	
		Active (max)	stand-by (max)
M5M51016BTP,RT-10VL	100ns	60µA (Vcc = 3.6V)	
M5M51016BTP,RT-10VLL	00ns	12mA (1MHz)  12µA (Vcc = 3.6V) 0.3µA (Vcc = 3.0V, typ)	


- Single +3.3V power supply
- Low stand-by current 0.3µA (typ.)
- Directly TTL compatible : All inputs and outputs
- Easy memory expansion and power down by CS, BC1 & BC2
- Data hold on +2V power supply
- Three-state outputs : OR-tie capability
- OE prevents data contention in the I/O bus
- Common data I/O
- Package ..... 44pin 400mil TSOP(II)  
M5M51016BTP,RT

**APPLICATION**

Small capacity memory units

**PIN CONFIGURATION (TOP VIEW)**

Outline 44P3W - H (400mil TSOP Normal Bend)



Outline 44P3W - J (400mil TSOP Reverse Bend)

NC : NO CONNECTION

# M5M51016BTP,RT-10VL, -10VLL

## 1048576-BIT(65536-WORD BY 16-BIT)CMOS STATIC RAM

### FUNCTION

The operation mode of the M5M51016B series are determined by a combination of the device control inputs  $\overline{BC_1}$ ,  $\overline{BC_2}$ , CS,  $\overline{W}$  and  $\overline{OE}$ . Each mode is summarized in the function table.

A write cycle is executed whenever the low level  $\overline{W}$  overlaps with the low level  $\overline{BC_1}$  and/or  $\overline{BC_2}$  and the high level CS. The address must be set up before the write cycle and must be stable during the entire cycle.

The data is latched into a cell on the trailing edge of  $W$ ,  $\overline{BC_1}$ ,  $\overline{BC_2}$  or CS, whichever occurs first, requiring the set-up and hold time relative to these edge to be maintained. The output enable input  $\overline{OE}$  directly controls the output stage. Setting the  $\overline{OE}$  at a high level, the output stage is in a high-impedance state, and the databus contention problem in the write cycle is eliminated.

A read cycle is executed by setting  $\overline{W}$  at a high level and  $\overline{OE}$  at a low level while  $\overline{BC_1}$  and/or  $\overline{BC_2}$  and CS are in an active state. ( $\overline{BC_1}$  and/or  $\overline{BC_2}=L, CS=H$ )

When setting  $\overline{BC_1}$  at a high level and the other pins are in an active state, upper-Byte are in a selectable mode in which both reading and writing are enabled, and lower-Byte are in a non-selectable mode. And when setting  $\overline{BC_2}$  at a high level and the other pins are in an active state, lower-Byte are in a selectable mode and upper-Byte are in a non-selectable mode.


When setting  $\overline{BC_1}$  and  $\overline{BC_2}$  at a high level or CS at a low level, the chips are in a non-selectable mode in which both reading and writing are disabled.

In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chips and memory expansion by  $\overline{BC_1}$ ,  $\overline{BC_2}$  and CS. The power supply current is reduced as low as the stand-by current which is specified as  $I_{CC3}$  or  $I_{CC4}$ , and the memory data can be held at +2V power supply, enabling battery back-up operation during powerfailure or power-down operation in the non-selected mode.

CS	$\overline{BC_1}$	$\overline{BC_2}$	$\overline{W}$	$\overline{OE}$	Mode	DQ <sub>1~8</sub>	DQ <sub>9~16</sub>	$I_{CC}$
L	X	X	X	X	Non selection	High-Z	High-Z	Stand-by
X	H	H	X	X	Non selection	High-Z	High-Z	Stand-by
H	H	L	L	X	Upper-Byte Write	High-Z	Din	Active
H	H	L	H	L	Upper-Byte Read	High-Z	Dout	Active
H	H	L	H	H		High-Z	High-Z	Active
H	L	H	L	X	Lower-Byte Write	Din	High-Z	Active
H	L	H	H	L	Lower-Byte Read	Dout	High-Z	Active
H	L	H	H	H		High-Z	High-Z	Active
H	L	L	L	X	Word Write	Din	Din	Active
H	L	L	H	L	Word Read	Dout	Dout	Active
H	L	L	H	H		High-Z	High-Z	Active

High-Z=High-impedance

### BLOCK DIAGRAM



**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage	With respect to GND	- 0.3 ~ 4.6	V
V <sup>I</sup>	Input voltage		- 0.3* ~ Vcc + 0.3	V
Vo	Output voltage		0 ~ Vcc	V
Pd	Power dissipation	Ta=25 °C	1	W
Topr	Operating temperature		0 ~ 70	°C
Tstg	Storage temperature		- 65 ~ 150	°C

\* -3.0V in case of AC ( Pulse width ≤50ns )

**DC ELECTRICAL CHARACTERISTICS** (Ta=0 ~70 °C, Vcc=3.3V ±0.3V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V <sub>IH</sub>	High-level input voltage		2.0		Vcc+0.3V	V
V <sub>IL</sub>	Low-level input voltage		- 0.3*		0.6	V
V <sub>OH1</sub>	High-level output voltage 1	I <sub>OH</sub> = - 1mA	2.4			V
V <sub>OH2</sub>	High-level output voltage 2	I <sub>OH</sub> = - 0.1mA	Vcc-0.5V			V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 2mA			0.4	V
I <sup>I</sup>	Input current	V <sub>I</sub> = 0 ~ Vcc			±1	μA
I <sub>O</sub>	Output current in off-state	BC <sub>1</sub> and BC <sub>2</sub> = V <sub>IH</sub> or CS = V <sub>IL</sub> or OE = V <sub>IH</sub> , V <sub>I/O</sub> = 0 ~ Vcc			±1	μA
I <sub>CC1W</sub>	Word operation (16bit)	BC <sub>1</sub> and BC <sub>2</sub> = V <sub>IL</sub> , CS = V <sub>IH</sub> other inputs = V <sub>IH</sub> or V <sub>IL</sub> Output-open(duty 100%)	Min cycle		60	mA
I <sub>CC2W</sub>	Active supply current (AC,TTL level)		1MHz		12	mA
I <sub>CC1B</sub>	Byte operation (8bit)	(BC <sub>1</sub> = V <sub>IH</sub> and BC <sub>2</sub> = V <sub>IL</sub> ) or (BC <sub>1</sub> = V <sub>IL</sub> and BC <sub>2</sub> = V <sub>IH</sub> ), CS = V <sub>IH</sub> other inputs = V <sub>IH</sub> or V <sub>IL</sub> Output-open(duty 100%)	Min cycle		40	mA
I <sub>CC2B</sub>	Active supply current (AC,TTL level)		1MHz		10	mA
I <sub>CC3</sub>	Stand-by current	1) CS ≤ 0.2V, other inputs = 0~Vcc 2) BC <sub>1</sub> ,BC <sub>2</sub> ≥ Vcc - 0.2V, CS ≥ Vcc - 0.2V other inputs = 0~Vcc	-VL		60	μA
I <sub>CC4</sub>	Stand-by current	BC <sub>1</sub> and BC <sub>2</sub> = V <sub>IH</sub> or CS = V <sub>IL</sub> , other inputs = 0~Vcc	-VLL		12	μA

\* -3.0V in case of AC ( Pulse width ≤30ns )

**CAPACITANCE** (Ta=0 ~ 70 °C, Vcc=3.3V +0.3V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C <sub>I</sub>	Input capacitance ( except BC <sub>1</sub> ,BC <sub>2</sub> )	V <sub>I</sub> =GND, V <sub>I</sub> =25mVrms, f=1MHz			6	pF
C <sub>IBC</sub>	Input capacitance ( BC <sub>1</sub> ,BC <sub>2</sub> )	V <sub>I</sub> =GND, V <sub>I</sub> =25mVrms, f=1MHz			9	pF
C <sub>O</sub>	Output capacitance	V <sub>O</sub> =GND,V <sub>O</sub> =25mVrms, f=1MHz			8	pF

Note 1: Direction for current flowing into an IC is positive (no mark).

2: Typical value is Vcc = 3.3V, Ta = 25°C

**AC ELECTRICAL CHARACTERISTICS** (Ta = 0 ~ 70 °C, Vcc = 3.3V ±0.3V, unless otherwise noted )**(1) MEASUREMENT CONDITIONS**

Input pulse level ..... VIH = 2.2V, Vil = 0.4V

Input rise and fall time ..... 5ns

Reference level ..... VOH = 1.5V, VOL = 1.5V

Output loads ..... Fig.1, CL = 30pF

CL = 5pF ( for ten, tdis )

Transition is measured ±500mV from steady state voltage. ( for ten, tdis )




Fig.1 Output load

**(2) READ CYCLE**


Symbol	Parameter	Limits			Unit	
		M5M51016B -10VL,-10VLL				
		Min	Typ	Max		
tCR	Read cycle time	100			ns	
ta(A)	Address access time		100		ns	
ta(BC1)	Byte control 1 access time		100		ns	
ta(BC2)	Byte control 2 access time		100		ns	
ta(CS)	Chip select access time		100		ns	
ta(OE)	Output enable access time		50		ns	
tdis(BC1)	Output disable time after BC1 high		35		ns	
tdis(BC2)	Output disable time after BC2 high		35		ns	
tdis(CS)	Output disable time after CS low		35		ns	
tdis(OE)	Output disable time after OE high		35		ns	
ten(BC1)	Output enable time after BC1 low	10			ns	
ten(BC2)	Output enable time after BC2 low	10			ns	
ten(CS)	Output enable time after CS high	10			ns	
ten(OE)	Output enable time after OE low	5			ns	
tv(A)	Data valid time after address	10			ns	

**(3) WRITE CYCLE**


Symbol	Parameter	Limits			Unit	
		M5M51016B -10VL,-10VLL				
		Min	Typ	Max		
tcw	Write cycle time	100			ns	
tw(W)	Write pulse width	75			ns	
tsu(A)	Address set up time	0			ns	
tsu(A-WH)	Address set up time with respect to W	85			ns	
tsu(BC1)	Byte control 1 setup time	85			ns	
tsu(BC2)	Byte control 2 setup time	85			ns	
tsu(CS)	Chip select set up time	85			ns	
tsu(D)	Data set up time	40			ns	
th(D)	Data hold time	0			ns	
trec(W)	Write recovery time	0			ns	
tdis(W)	Output disable time from W low			35	ns	
tdis(OE)	Output disable time from OE high			35	ns	
ten(W)	Output enable time from W high	5			ns	
ten(OE)	Output enable time from OE low	5			ns	



#### (4) TIMING DIAGRAMS

Read cycle



#### Write cycle (W control mode)



**Write cycle ( $\overline{BC}$  control mode)****Write cycle (CS control mode)**

Note 3: Hatching indicates the state is "don't care".

4: Writing is executed while CS high overlaps  $\overline{BC}_1$  and/or  $\overline{BC}_2$  low and  $\overline{W}$  low.5: When the falling edge of  $\overline{W}$  is simultaneously or prior to the falling edge of  $\overline{BC}_1$  and/or  $\overline{BC}_2$  or rising edge of CS, the outputs are maintained in the high impedance state.

6: Don't apply inverted phase signal externally when DQ pin is output mode.

**MITSUBISHI LSIs**  
**M5M51016BTP,RT-10VL,**  
**-10VLL**  
**1048576-BIT(65536-WORD BY 16-BIT)CMOS STATIC RAM**


**POWER DOWN CHARACTERISTICS**(1) ELECTRICAL CHARACTERISTICS ( $T_a = 0 \sim 70^\circ C$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V <sub>CC</sub> (PD)	Power down supply voltage		2			V
V <sub>I</sub> (BC)	Byte control input BC <sub>1</sub> & BC <sub>2</sub>		2.0			V
V <sub>I</sub> (CS)	Chip select input CS	3.0V $\leq$ V <sub>CC</sub> (PD)			0.6	V
		V <sub>CC</sub> (PD) $<$ 3.0V			0.2	
I <sub>CC</sub> (PD)	Power down supply current	V <sub>CC</sub> = 3V 1) CS $\leq$ 0.2V other inputs = 0 ~ 3V	-VL		50	$\mu$ A
		2) BC <sub>1</sub> & BC <sub>2</sub> $\geq$ V <sub>CC</sub> - 0.2V, CS $\geq$ V <sub>CC</sub> - 0.2V, other inputs=0~3V	-VLL	0.3	10 (Note 7)	

Note7. I<sub>CC</sub> (PD) = 1 $\mu$ A in case of  $T_a = 25^\circ C$ (2) TIMING REQUIREMENTS ( $T_a = 0 \sim 70^\circ C$  unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t <sub>su</sub> (PD)	Power down set up time		0			ns
t <sub>rec</sub> (PD)	Power down recovery time		5			ms

## (3) POWER DOWN CHARACTERISTICS

BC control mode

CS control mode

