

# 1K x 8 Dual-Port Static RAM

#### **Features**


- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- 1K x 8 organization
- 0.65-micron CMOS for optimum speed/power
- · High-speed access: 15 ns
- Low operating power: I<sub>CC</sub> = 110 mA (max.)
- · Fully asynchronous operation
- Automatic power-down
- Master CY7C130/CY7C131 easily expands data bus width to 16 or more bits using slave CY7C140/CY7C141
- BUSY output flag on CY7C130/CY7C131; BUSY input on CY7C140/CY7C141
- INT flag for port-to-port communication
- Available in 48-pin DIP (CY7C130/140), 52-pin PLCC and 52-pin TQFP
- Pin-compatible and functionally equivalent to IDT7130/IDT7140

#### **Functional Description**

The CY7C130/CY7C131/CY7C140 and CY7C141 are high-speed CMOS 1K by 8 dual-port static RAMs. Two ports are provided permitting independent access to any location in memory. The CY7C130/ CY7C131 can be utilized as either a standalone 8-bit dual-port static RAM or as a master dual-port RAM in conjunction with the CY7C140/CY7C141 slave dual-port device in systems requiring 16-bit or greater word widths. It is the solution to applications requiring shared or buffered data, such as cache memory for DSP, bit-slice, or multiprocessor designs.

Each port has independent control pins; chip enable ( $\overline{CE}$ ), write enable ( $R/\overline{W}$ ), and output enable ( $\overline{OE}$ ). Two flags are provided on each port,  $\overline{BUSY}$  and  $\overline{INT}$ .  $\overline{BUSY}$  signals that the port is trying to access the same location currently being accessed by the other port.  $\overline{INT}$  is an interrupt flag indicating that data has been placed in a unique location (3FF for the left port and 3FE for the right port). An automatic power-down feature is controlled independently on each port by the chip enable ( $\overline{CE}$ ) pins.


The CY7C130 and CY7C140 are available in 48-pin DIP. The CY7C131 and CY7C141 are available in 52-pin PLCC and PQFP.




- CY7C130/CY7C131 (Master): <u>BUSY</u> is open drain output and requires pull-up resistor CY7C140/CY7C141 (Slave): <u>BUSY</u> is input.
- Open drain outputs: pull-up resistor required.



# Pin Configuration (continued)





# **Selection Guide**

		7C131-15 <sup>[3]</sup> 7C141-15	7C131-25 <sup>[3]</sup> 7C141-25	7C130-30 7C131-30 7C140-30 7C141-30	7C130-35 7C131-35 7C140-35 7C141-35	7C130-45 7C131-45 7C140-45 7C141-45	7C130-55 7C131-55 7C140-55 7C141-55
Maximum Access Time (ns	5)	15	25	30	35	45	55
Maximum Operating	Com'l/Ind	190	170	170	120	120	110
Current (mA)	Military				170	170	120
Maximum Standby	Com'l/Ind	75	65	65	45	45	35
Current (mA)	Military				65	65	45

Shaded area contains preliminary information.

## **Maximum Ratings**

(Above which the useful life may be impaired. For user guide lines, not tested.)
Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage to Ground Potential (Pin 48 to Pin 24)0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State0.5V to +7.0V
DC Input Voltage3.5V to +7.0V
Output Current into Outputs (LOW)20 mA

<sup>15</sup> and 25-ns version available only in PLCC/PQFP packages.  $T_{\rm A}$  is the "instant on" case temperature

Static Discharge Voltage	>2001V
(per MIL-STD-883, Method 3015)	
Latch-Up Current	>200 mA

## **Operating Range**

Range	Ambient Temperature	v <sub>cc</sub>
Commercial	0°C to +70°C	5V ± 10%
Industrial	−40°C to +85°C	5V ± 10%
Military <sup>[4]</sup>	−55°C to +125°C	5V ± 10%



# Electrical Characteristics Over the Operating Range<sup>[5]</sup>

					1-15 <sup>[3]</sup> 41-15	7C131 7C14	0-30 <sup>[3]</sup>  -25,30  -25,30  -25,30	7C13	0-35,45 1-35,45 0-35,45 1-35,45	7C13	30-55 31-55 40-55 41-55	
Parame- ter	Description	Test Conditio	ns	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -$	4.0 mA	2.4		2.4		2.4		2.4		V
$V_{OL}$	Output LOW	I <sub>OL</sub> = 4.0 mA			0.4		0.4		0.4		0.4	V
	Voltage	OL = 16.0 mA <sup>[6]</sup>			0.5		0.5		0.5		0.5	
$V_{IH}$	Input HIGH Voltage			2.2		2.2		2.2		2.2		V
$V_{IL}$	Input LOW Voltage				8.0		0.8		0.8		0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \le V_1 \le V_{CC}$		<b>-</b> 5	+5	-5	+5	-5	+5	-5	+5	μА
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_O \le V_{CC}$ , Output Disabled		<del>-</del> 5	+5	<b>-</b> 5	+5	<b>-</b> 5	+5	-5	+5	μΑ
I <sub>OS</sub>	Output Short Circuit Current <sup>[7, 8]</sup>	V <sub>CC</sub> = Max., V <sub>OUT</sub> = GND			-350		-350		-350		-350	mA
I <sub>CC</sub>	V <sub>CC</sub> Operating	CE = V <sub>IL</sub> ,	Com'l		190		170		120		110	mΑ
	Supply Current	Outputs Open, f = f <sub>MAX</sub> <sup>[9]</sup>	Mil						170		120	
I <sub>SB1</sub>	Standby Current	CE <sub>L</sub> and CE <sub>R</sub> > V <sub>IH</sub> , f = f <sub>MAX</sub> <sup>[9]</sup>	Com'l		75		65		45		35	mA
	Both Ports, TTL Inputs		Mil						65		45	
I <sub>SB2</sub>	Standby Current	$\overline{CE}_L$ or $\overline{CE}_R \ge V_{IH}$ ,	Com'l		135		115		90		75	mA
	One Port, TTL Inputs	Active Port Out- puts Open, f = f <sub>MAX</sub> <sup>[9]</sup>	Mil						115		90	
I <sub>SB3</sub>	Standby Current	Both Ports CE <sub>L</sub>	Com'l		15		15		15		15	mA
	Both Ports, CMOS Inputs	$\begin{aligned} &\text{and}  \overline{\text{CE}}_{R} \geq \\ &\text{$V_{CC} - 0.2$V}, \\ &\text{$V_{IN} \geq V_{CC} - 0.2$V}, \\ &\text{or }  V_{IN} \leq 0.2\text{V},  f = 0 \end{aligned}$	Mil						15		15	
I <sub>SB4</sub>	Standby Current	One Port CE <sub>L</sub> or	Com'l		125		105		85		70	mA
	One Port, CMOS Inputs	$\overline{CE}_R \ge V_{CC} - 0.2V,$ $V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V,$ Active Port Outputs Open, $f = f_{MAX}^{[9]}$	Mil						105		85	

Shaded area contains preliminary information.

- See the last page of this specification for Group A subgroup testing information.

  BUSY and INT pins only.

  Duration of the short circuit should not exceed 30 seconds.

  This parameter is guaranteed but not tested.


  At f=f<sub>MAX</sub>, address and data inputs are cycling at the maximum frequency of read cycle of 1/t<sub>RC</sub> and using AC Test Waveforms input levels of GND to 3V.

# Capacitance<sup>[8]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	15	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 5.0V$	10	pF



#### **AC Test Loads and Waveforms**



#### Switching Characteristics Over the Operating Range<sup>[5,10]</sup>

			1-15 <sup>[3]</sup> 41-15	7C13	0-25 <sup>[3]</sup> 31-25 40-25 41-25	7C13	30-30 31-30 40-30 41-30	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCL	-E							
t <sub>RC</sub>	Read Cycle Time	15		25		30		ns
t <sub>AA</sub>	Address to Data Valid <sup>[11]</sup>		15		25		30	ns
t <sub>OHA</sub>	Data Hold from Address Change	0		0		0		ns
t <sub>ACE</sub>	CE LOW to Data Valid <sup>[11]</sup>		15		25		30	ns
t <sub>DOE</sub>	OE LOW to Data Valid <sup>[11]</sup>		10		15		20	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[8,12, 13]</sup>	3		3		3		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[8,12, 13]</sup>		10		15		15	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[8,12, 13]</sup>	3		5		5		ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[8,12, 13]</sup>		10		15		15	ns
t <sub>PU</sub>	CE LOW to Power-Up <sup>[8]</sup>	0		0		0		ns
t <sub>PD</sub>	CE HIGH to Power-Down <sup>[8]</sup>		15		25		25	ns
WRITE CYC	LE <sup>[14]</sup>	•	1				•	
t <sub>WC</sub>	Write Cycle Time	15		25		30		ns
t <sub>SCE</sub>	CE LOW to Write End	12		20		25		ns
t <sub>AW</sub>	Address Set-Up to Write End	12		20		25		ns
t <sub>HA</sub>	Address Hold from Write End	2		2		2		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		0		ns
t <sub>PWE</sub>	R/W Pulse Width	12		15		25		ns
t <sub>SD</sub>	Data Set-Up to Write End	10		15		15		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		0		ns
t <sub>HZWE</sub>	$R/\overline{W}$ LOW to High $Z^{[13]}$		10		15		15	ns
t <sub>LZWE</sub>	R/W HIGH to Low Z <sup>[13]</sup>	0		0		0		ns

Shaded area contains preliminary information.

a write by going high. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.



# 

			1-15 <sup>[3]</sup> 41-15	7C13 7C14	0-25 <sup>[3]</sup> 31-25 40-25 41-25	7C13	30-30 31-30 40-30 41-30	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
BUSY/INTER	RUPT TIMING							
t <sub>BLA</sub>	BUSY LOW from Address Match		15		20		20	ns
t <sub>BHA</sub>	BUSY HIGH from Address Mismatch <sup>[15]</sup>		15		20		20	ns
t <sub>BLC</sub>	BUSY LOW from CE LOW		15		20		20	ns
t <sub>BHC</sub>	BUSY HIGH from CE HIGH <sup>[15]</sup>		15		20		20	ns
t <sub>PS</sub>	Port Set Up for Priority	5		5		5		ns
t <sub>WB</sub> <sup>[16]</sup>	R/W LOW after BUSY LOW	0		0		0		ns
t <sub>WH</sub>	R/W HIGH after BUSY HIGH	13		20		30		ns
t <sub>BDD</sub>	BUSY HIGH to Valid Data		15		25		30	ns
t <sub>DDD</sub>	Write Data Valid to Read Data Valid		Note 17		Note 17		Note 17	ns
t <sub>WDD</sub>	Write Pulse to Data Delay		Note 17		Note 17		Note 17	ns
INTERRUPT	TIMING							
t <sub>WINS</sub>	R/W to INTERRUPT Set Time		15		25		25	ns
t <sub>EINS</sub>	CE to INTERRUPT Set Time		15		25		25	ns
t <sub>INS</sub>	Address to INTERRUPT Set Time		15		25		25	ns
t <sub>OINR</sub>	OE to INTERRUPT Reset Time <sup>[15]</sup>		15		25		25	ns
t <sub>EINR</sub>	CE to INTERRUPT Reset Time <sup>[15]</sup>		15		25		25	ns
t <sub>INR</sub>	Address to INTERRUPT Reset Time <sup>[15]</sup>		15		25		25	ns

Shaded area contains preliminary information.

15. These parameters are measured from the input signal changing, until the output pin goes to a high-impedance state.
16. CY7C140/CY7C141 only.
17. A write operation on Port A, where Port A has priority, leaves the data on Port B's outputs undisturbed until one access time after one of the following: BUSY on Port B goes HIGH.

Port B's address is toggled.

CE for Port B is toggled.

RW for Port B is toggled during valid read.

# Switching Characteristics Over the Operating Range<sup>[5,10]</sup>


		7C130-35 7C131-35 7C140-35 7C141-35		7C130-45 7C131-45 7C140-45 7C141-45		7C130-55 7C131-55 7C140-55 7C141-55		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYC	LE	<u>.</u>			•			•
t <sub>RC</sub>	Read Cycle Time	35		45		55		ns
t <sub>AA</sub>	Address to Data Valid <sup>[11]</sup>		35		45		55	ns
t <sub>OHA</sub>	Data Hold from Address Change	0		0		0		ns
t <sub>ACE</sub>	CE LOW to Data Valid <sup>[11]</sup>		35		45		55	ns
t <sub>DOE</sub>	OE LOW to Data Valid <sup>[11]</sup>		20		25		25	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[8,12, 13]</sup>	3		3		3		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[8,12, 13]</sup>		20		20		25	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[8,12, 13]</sup>	5		5		5		ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[8,12, 13]</sup>		20		20		25	ns
t <sub>PU</sub>	CE LOW to Power-Up <sup>[8]</sup>	0		0		0		ns
t <sub>PD</sub>	CE HIGH to Power-Down <sup>[8]</sup>		35		35		35	ns



# $\textbf{Switching Characteristics} \ \text{Over the Operating Range}^{[5,10]} \ \ (\text{continued})$

		7C1:	30-35 31-35 40-35 41-35	7C13 7C13 7C14 7C14	1-45 0-45	7C13	80-55 81-55 10-55 11-55	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE CYC	LE <sup>[14]</sup>	r	_		1	Ī	Ī	
t <sub>WC</sub>	Write Cycle Time	35		45		55		ns
t <sub>SCE</sub>	CE LOW to Write End	30		35		40		ns
t <sub>AW</sub>	Address Set-Up to Write End	30		35		40		ns
t <sub>HA</sub>	Address Hold from Write End	2		2		2		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		0		ns
t <sub>PWE</sub>	R/W Pulse Width	25		30		30		ns
t <sub>SD</sub>	Data Set-Up to Write End	15		20		20		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		0		ns
t <sub>HZWE</sub>	$R/\overline{W}$ LOW to High $Z^{[13]}$		20		20		25	ns
t <sub>LZWE</sub>	$R/\overline{W}$ HIGH to Low $Z^{[13]}$	0		0		0		ns
BUSY/INTER	RRUPT TIMING							
t <sub>BLA</sub>	BUSY LOW from Address Match		20		25		30	ns
t <sub>BHA</sub>	BUSY HIGH from Address Mismatch <sup>[15]</sup>		20		25		30	ns
t <sub>BLC</sub>	BUSY LOW from CE LOW		20		25		30	ns
t <sub>BHC</sub>	BUSY HIGH from CE HIGH <sup>[15]</sup>		20		25		30	ns
t <sub>PS</sub>	Port Set Up for Priority	5		5		5		ns
t <sub>WB</sub> [16]	R/W LOW after BUSY LOW	0		0		0		ns
t <sub>WH</sub>	R/W HIGH after BUSY HIGH	30		35		35		ns
t <sub>BDD</sub>	BUSY HIGH to Valid Data		35		45		45	ns
t <sub>DDD</sub>	Write Data Valid to Read Data Valid		Note 17		Note 17		Note 17	ns
t <sub>WDD</sub>	Write Pulse to Data Delay		Note 17		Note 17		Note 17	ns
INTERRUPT	TIMING							
t <sub>WINS</sub>	R/W to INTERRUPT Set Time		25		35		45	ns
t <sub>EINS</sub>	CE to INTERRUPT Set Time		25		35		45	ns
t <sub>INS</sub>	Address to INTERRUPT Set Time		25		35		45	ns
t <sub>OINR</sub>	OE to INTERRUPT Reset Time <sup>[15]</sup>		25		35		45	ns
t <sub>EINR</sub>	CE to INTERRUPT Reset Time <sup>[15]</sup>		25		35		45	ns
t <sub>INR</sub>	Address to INTERRUPT Reset Time <sup>[15]</sup>		25		35		45	ns

# **Switching Waveforms**





<sup>18.</sup> R/W is HIGH for read cycle.
19. Device is continuously selected,  $\overline{CE} = V_{\parallel L}$  and  $\overline{OE} = V_{\parallel L}$ 


C130-9



# Switching Waveforms (continued)








Address valid prior to or coincident with CE transition LOW.
 If OE is LOW during a RW controlled write cycle, the write pulse width must be the larger of t<sub>PWE</sub> or t<sub>HZWE</sub> + t<sub>SD</sub> to allow the data I/O pins to enter high impedance and for data to be placed on the bus for the required t<sub>SD</sub>.




# Switching Waveforms (continued)

Write Cycle No. 2 (R/ $\overline{W}$  Three-States Data I/Os - Either Port)  $^{[15,\,22]}$ 




# **Busy Timing Diagram No. 1 (CE Arbitration)**

## **CE<sub>L</sub> Valid First:**



# CE<sub>R</sub> Valid First:



#### Note:


22. If the  $\overline{\text{CE}}$  LOW transition occurs simultaneously with or after the  $\overline{\text{RW}}$  LOW transition, the outputs remain in the high-impedance state.




# Switching Waveforms (continued)

## **Busy Timing Diagram No. 2 (Address Arbitration)**

#### **Left Address Valid First:**




## **Right Address Valid First:**



#### **Busy Timing Diagram No. 3**

## Write with BUSY (Slave:CY7C140/CY7C141)





C130-18





# Switching Waveforms (continued)

## **Interrupt Timing Diagrams**
















# **Typical DC and AC Characteristics**

























# **Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
30	CY7C130-30PC	P25	48-Lead (600-Mil) Molded DIP	Commercial
	CY7C130-30PI	P25	48-Lead (600-Mil) Molded DIP	Industrial
35	CY7C130-35PC	P25	48-Lead (600-Mil) Molded DIP	Commercial
	CY7C130-35PI	P25	48-Lead (600-Mil) Molded DIP	Industrial
	CY7C130-35DMB	D26	48-Lead (600-Mil) Sidebraze DIP	Military
45	CY7C130-45PC	P25	48-Lead (600-Mil) Molded DIP	Commercial
	CY7C130-45PI	P25	48-Lead (600-Mil) Molded DIP	Industrial
	CY7C130-45DMB	D26	48-Lead (600-Mil) Sidebraze DIP	Military
55	CY7C130-55PC	P25	48-Lead (600-Mil) Molded DIP	Commercial
	CY7C130-55PI	P25	48-Lead (600-Mil) Molded DIP	Industrial
	CY7C130-55DMB	D26	48-Lead (600-Mil) Sidebraze DIP	Military

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15	CY7C131-15JC	J69	52-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C131-15NC	N52	52-Pin Plastic Quad Flatpack	
25	CY7C131-25JC	J69	52-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C131-25NC	N52	52-Pin Plastic Quad Flatpack	
	CY7C131-25JI	J69	52-Lead Plastic Leaded Chip Carrier	Industrial
	CY7C131-25NI	N52	52-Pin Plastic Quad Flatpack	
30	CY7C131-30JC	J69	52-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C131-30NC	N52	52-Pin Plastic Quad Flatpack	
	CY7C131-30JI	J69	52-Lead Plastic Leaded Chip Carrier	Industrial
35	CY7C131-35JC	J69	52-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C131-35NC	N52	52-Pin Plastic Quad Flatpack	
	CY7C131-35JI	J69	52-Lead Plastic Leaded Chip Carrier	Industrial
	CY7C131-35NI	N52	52-Pin Plastic Quad Flatpack	
45	CY7C131-45JC	J69	52-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C131-45NC	N52	52-Pin Plastic Quad Flatpack	
	CY7C131-45JI	J69	52-Lead Plastic Leaded Chip Carrier	Industrial
	CY7C131-45NI	N52	52-Pin Plastic Quad Flatpack	
55	CY7C131-55JC	J69	52-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C131-55NC	N52	52-Pin Plastic Quad Flatpack	
	CY7C131-55JI	J69	52-Lead Plastic Leaded Chip Carrier	Industrial
	CY7C131-55NI	N52	52-Pin Plastic Quad Flatpack	

Shaded area contains preliminary information.



# Ordering Information (continued)

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
30	CY7C140-30PC	P25	48-Lead (600-Mil) Molded DIP	Commercial
	CY7C140-30PI	P25	48-Lead (600-Mil) Molded DIP	Industrial
35	CY7C140-35PC	P25	48-Lead (600-Mil) Molded DIP	Commercial
	CY7C140-35PI	P25	48-Lead (600-Mil) Molded DIP	Industrial
	CY7C140-35DMB	D26	48-Lead (600-Mil) Sidebraze DIP	Military
45	CY7C140-45PC	P25	48-Lead (600-Mil) Molded DIP	Commercial
	CY7C140-45PI	P25	48-Lead (600-Mil) Molded DIP	Industrial
	CY7C140-45DMB	D26	48-Lead (600-Mil) Sidebraze DIP	Military
55	CY7C140-55PC	P25	48-Lead (600-Mil) Molded DIP	Commercial
	CY7C140-55PI	P25	48-Lead (600-Mil) Molded DIP	Industrial
	CY7C140-55DMB	D26	48-Lead (600-Mil) Sidebraze DIP	Military

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15	CY7C141-15JC	J69	52-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C141-15NC	N52	52-Pin Plastic Quad Flatpack	]
25	CY7C141-25JC	J69	52-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C141-25NC	N52	52-Pin Plastic Quad Flatpack	]
	CY7C141-25JI	J69	52-Lead Plastic Leaded Chip Carrier	Industrial
	CY7C141-25NI	N52	52-Pin Plastic Quad Flatpack	]
30	CY7C141-30JC	J69	52-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C141-30NC	N52	52-Pin Plastic Quad Flatpack	1
	CY7C141-30JI	J69	52-Lead Plastic Leaded Chip Carrier	Industrial
35	CY7C141-35JC	J69	52-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C141-35NC	N52	52-Pin Plastic Quad Flatpack	]
	CY7C141-35JI	J69	52-Lead Plastic Leaded Chip Carrier	Industrial
	CY7C141-35NI	N52	52-Pin Plastic Quad Flatpack	]
45	CY7C141-45JC	J69	52-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C141-45NC	N52	52-Pin Plastic Quad Flatpack	]
	CY7C141-45JI	J69	52-Lead Plastic Leaded Chip Carrier	Industrial
	CY7C141-45NI	N52	52-Pin Plastic Quad Flatpack	]
55	CY7C141-55JC	J69	52-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C141-55NC	N52	52-Pin Plastic Quad Flatpack	1
	CY7C141-55JI	J69	52-Lead Plastic Leaded Chip Carrier	Industrial
	CY7C141-55NI	N52	52-Pin Plastic Quad Flatpack	

Shaded area contains preliminary information.



# **MILITARY SPECIFICATIONS**

# **Group A Subgroup Testing**

## **DC Characteristics**

Parameter	Subgroups
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub> Max.	1, 2, 3
I <sub>IX</sub>	1, 2, 3
I <sub>OZ</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3
I <sub>SB1</sub>	1, 2, 3
I <sub>SB2</sub>	1, 2, 3
I <sub>SB3</sub>	1, 2, 3
I <sub>SB4</sub>	1, 2, 3

# **Switching Characteristics**

Parameter	Subgroups	
READ CYCLE		
t <sub>RC</sub>	7, 8, 9, 10, 11	
t <sub>AA</sub>	7, 8, 9, 10, 11	
t <sub>ACE</sub>	7, 8, 9, 10, 11	
t <sub>DOE</sub>	7, 8, 9, 10, 11	
WRITE CYCLE		
t <sub>WC</sub>	7, 8, 9, 10, 11	
t <sub>SCE</sub>	7, 8, 9, 10, 11	
t <sub>AW</sub>	7, 8, 9, 10, 11	
t <sub>HA</sub>	7, 8, 9, 10, 11	
t <sub>SA</sub>	7, 8, 9, 10, 11	
t <sub>PWE</sub>	7, 8, 9, 10, 11	
t <sub>SD</sub>	7, 8, 9, 10, 11	
t <sub>HD</sub>	7, 8, 9, 10, 11	

Parameter	Subgroups	
BUSY/INTERRUPT TIMING		
t <sub>BLA</sub>	7, 8, 9, 10, 11	
t <sub>BHA</sub>	7, 8, 9, 10, 11	
t <sub>BLC</sub>	7, 8, 9, 10, 11	
t <sub>BHC</sub>	7, 8, 9, 10, 11	
t <sub>PS</sub>	7, 8, 9, 10, 11	
t <sub>WINS</sub>	7, 8, 9, 10, 11	
t <sub>EINS</sub>	7, 8, 9, 10, 11	
t <sub>INS</sub>	7, 8, 9, 10, 11	
t <sub>OINR</sub>	7, 8, 9, 10, 11	
t <sub>EINR</sub>	7, 8, 9, 10, 11	
t <sub>INR</sub>	7, 8, 9, 10, 11	
BUSY TIMING		
t <sub>WB</sub> <sup>[23]</sup>	7, 8, 9, 10, 11	
t <sub>WH</sub>	7, 8, 9, 10, 11	
t <sub>BDD</sub>	7, 8, 9, 10, 11	


Note:

23. CY7C140/CY7C141 only. Document #: 38-00027-M




# **Package Diagrams**

#### 48-Lead (600-Mil) Sidebraze DIP D26



#### 52-Lead Plastic Leaded Chip Carrier J69





# Package Diagrams (continued)

#### 48-Lead (600-Mil) Molded DIP P25

