June 1999 Revised November 2000

74LVT162240 • 74LVTH162240 Low Voltage 16-Bit Inverting Buffer/Line Driver with 3-STATE Outputs and 25Ω Series Resistors in the Outputs

General Description

The LVT162240 and LVTH162240 contain sixteen inverting buffers with 3-STATE outputs designed to be employed as a memory and address driver, clock driver, or bus oriented transmitter/receiver. The device is nibble controlled. Individual 3-STATE control inputs can be shorted together for 8-bit or 16-bit operation.

The LVT162240 and LVTH162240 are designed with equivalent 25Ω series resistance in both the HIGH and LOW states of the output. This design reduces line noise in applications such as memory address drivers, clock drivers, and bus transceivers/transmitters.

The LVTH162240 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs.

These inverting buffers and line drivers are designed for low-voltage (3.3V) $V_{\rm CC}$ applications, but with the capability to provide a TTL interface to a 5V environment. The LVT162240 and LVTH162240 are fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining a low power dissipation.

Features

- Input and output interface capability to systems at 5V V_{CC}
- Outputs include equivalent series resistance of 25Ω to make external termination resistors unnecessary and reduce overshoot and undershoot
- Bushold data inputs eliminate the need for external pull-up resistors to hold unused inputs (74LVTH162240), also available without bushold feature (74LVT162240).
- Live insertion/extraction permitted
- Power Up/Down high impedance provides glitch-free bus loading
- Functionally compatible with the 74 series 162240
- Latch-up performance exceeds 500 mA
- ESD performance:

Human-body model > 2000V Machine model > 200V Charged-device model > 1000V


Ordering Code:

Order Number	Package Number	Package Description
74LVT162240MEA (Note 1)	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300 Wide
74LVT162240MTD (Note 1)	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
74LVTH162240MEA	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300 Wide [TUBE]
74LVTH162240MEX (Note 2)	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300 Wide [TAPE and REEL]
74LVTH162240MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide [TUBE]
74LVTH162240MTX (Note 2)	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide [TAPE and REEL]

Note 1: Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Note 2: Use this Order Number to receive devices in Tape and Reel.

Logic Symbol



Pin Descriptions

Pin Names	Description
\overline{OE}_n	Output Enable Inputs (Active LOW)
I ₀ -I ₁₅	Inputs
\overline{O}_0 – \overline{O}_{15}	3-STATE Outputs

Connection Diagram

ŌĒ ₁ —		48 — OE ₂
00 —	2	47 — I ₀
0, —	3	46 — I ₁
GND —	4	45 — GND
02 -	5	44 — I ₂
03 —	6	43 — I ₃
v _{cc} —	7	42 - V _{CC}
04 —	8	41 - 14
05 -	9	40 — I ₅
GND —	10	39 — GND
o ₆ —	11	38 — I ₆
07 -	12	37 — I ₇
o ₈ —	13	36 — I ₈
O ₉ —	14	35 — I ₉
GND —	15	34 — GND
O ₁₀ —	16	33 — I ₁₀
011	17	32 — I _{1 1}
v _{cc} —	18	31 — V _{CC}
012	19	30 — I ₁₂
013 —	20	29 — I ₁₃
GND —	21	28 — GND
014	22	27 — I _{1 4}
o ₁₅ —	23	26 — I ₁₅
ŌE ₄ —	24	25 — ŌĒ ₃

Truth Table


	Inputs	Outputs			
OE ₁	I ₀ –I ₃	0 ₀ -0 ₃			
L	L	Н			
L	Н	L			
Н	X	Z			
	Inputs	Outputs			
OE ₂	I ₄ –I ₇	$\overline{O}_4 - \overline{O}_7$			
L	L	Н			
L	Н	L			
Н	X	Z			
	Inputs				
OE ₃	I ₈ -I ₁₁	O ₈ –O ₁₁			
L	L	Н			
L	Н	L			
Н	X	Z			
	Inputs	Outputs			
OE ₄	I ₁₂ –I ₁₅	0 ₁₂ -0 ₁₅			
L	L	Н			
L	Н	L			
Н	X	Z			

H = HIGH Voltage Level

Functional Description

The LVT162240 and LVTH162240 contain sixteen inverting buffers with 3-STATE standard outputs. The device is nibble (4 bits) controlled with each nibble functioning identically, but independent of the other. The control pins may be shorted together to obtain full 16-bit operation. The 3-STATE outputs are controlled by an Output Enable (\overline{OE}_n) input for each nibble. $\underline{Wh}en\ \overline{OE}_n$ is LOW, the outputs are in 2-state mode. When $\overline{\text{OE}}_{\text{n}}$ is HIGH, the outputs are in the high impedance mode, but this does not interfere with entering new data into the inputs.

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

L = LOW Voltage Level

X = Immaterial Z = High Impedance

Symbol	Parameter	Value	Conditions	Units	
V _{CC}	Supply Voltage	-0.5 to +4.6		V	
VI	DC Input Voltage	-0.5 to +7.0		V	
Vo	Output Voltage	-0.5 to +7.0	Output in 3-STATE	V	
		-0.5 to +7.0	Output in HIGH or LOW State (Note 4)	7 °	
I _{IK}	DC Input Diode Current	-50	V _I < GND	mA	
lok	DC Output Diode Current	-50	V _O < GND	mA	
Io	DC Output Current	64	V _O > V _{CC} Output at HIGH State	mA	
		128	V _O > V _{CC} Output at LOW State	T IIIA	
Icc	DC Supply Current per Supply Pin	±64		mA	
I _{GND}	DC Ground Current per Ground Pin	±128		mA	
T _{STG}	Storage Temperature	-65 to +150		°C	

Recommended Operating Conditions

Symbol	Symbol Parameter		Max	Units
V _{CC}	Supply Voltage	2.7	3.6	V
√ _I	Input Voltage	0	5.5	V
ОН	HIGH-Level Output Current		-12	mA
OL	LOW-Level Output Current		12	mA
Γ _A	Free Air Operating Temperature	-40	+85	°C
Δt/ΔV	Input Edge Rate, V _{IN} = 0.8V–2.0V, V _{CC} = 3.0V	0	10	ns/V

Note 3: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied.

Note 4: I_O Absolute Maximum Rating must be observed.

DC Electrical Characteristics

		Parameter V_{CC}						
Symbol	Paramet			Min	Тур	Max	Units	Conditions
			, ,		(Note 5)			
V _{IK}	Input Clamp Diode Vol	Input Clamp Diode Voltage				-1.2	V	I _I = -18 mA
V _{IH}	Input HIGH Voltage		2.7-3.6	2.0			V	V _O ≤ 0.1V or
V _{IL}	Input LOW Voltage		2.7-3.6			0.8	V	$V_O \ge V_{CC} - 0.1V$
V _{OH}	Output HIGH Voltage		2.7-3.6	V _{CC} -0.2			V	$I_{OH} = -100 \mu A$
			3.0	2.0			v	I _{OH} = -12 mA
V _{OL}	Output LOW Voltage		2.7			0.2	V	I _{OL} = 100 μA
			3.0			0.8	v	I _{OL} = 12 mA
I _{I(HOLD)}	Bushold Input Minimur	n Drive	3.0	75			μА	V _I = 0.8V
(Note 6)				-75			μΑ	V _I = 2.0V
I _{I(OD)}	Bushold Input Over-Dr		3.0	500			μА	(Note 7)
(Note 6)	Current to Change Sta	te		-500			μΛ	(Note 8)
I _I	Input Current		3.6			10		V _I = 5.5V
		Control Pins	3.6			±1	μА	V _I = 0V or V _{CC}
		Data Pins	3.6			-5	μΑ	V _I = 0V
		Data Filis	3.0			1		$V_I = V_{CC}$
I _{OFF}	Power Off Leakage Cu	irrent	0			±100	μΑ	$0V \le V_I \text{ or } V_O \le 5.5V$
I _{PU/PD}	Power Up/Down		0-1.5V			±100	μА	V _O = 0.5V to 3.0V
	3-STATE Current		0-1.50			1100	μΛ	$V_I = GND \text{ or } V_{CC}$
I _{OZL}	3-STATE Output Leaka	age Current	3.6			-5	μΑ	V _O = 0.5V
I _{OZH}	3-STATE Output Leakage Current		3.6			5	μΑ	V _O = 3.0V
I _{OZH} +	3-STATE Output Leakage Current		3.6			10	μΑ	V _{CC} < V _O ≤ 5.5V
I _{CCH}	Power Supply Current		3.6			0.19	mA	Outputs HIGH
I _{CCL}	Power Supply Current		3.6			5	mA	Outputs LOW
I _{CCZ}	Power Supply Current		3.6			0.19	mA	Outputs Disabled

DC Electrical Characteristics (Continued)

		V	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$					
Symbol	Parameter	V _{CC} (V)	Min	Typ (Note 5)	Max	Units	Conditions	
I _{CCZ} +	Power Supply Current	3.6			0.19	I MA	$V_{CC} \le V_O \le 5.5V$, Outputs Disabled	
Δl _{CC}	Increase in Power Supply Current (Note 9)	3.6			0.2	mΑ	One Input at V _{CC} – 0.6V Other Inputs at V _{CC} or GND	

Note 5: All typical values are at $V_{CC} = 3.3V$, $T_A = 25$ °C.

Note 6: Applies to bushold versions only (74LVTH162240).

Note 7: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 8: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

Note 9: This is the increase in supply current for each input that is at the specified voltage level rather than V_{CC} or GND.

Dynamic Switching Characteristics (Note 10)

ľ	Symbol	Parameter	V _{cc}	V _{CC} T _A = 25°C		Units	Conditions		
	Syllibol	Farameter	(V)	Min	Тур	Max	Units	$C_L = 50$ pF, $R_L = 500\Omega$	
	V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	3.3		0.8		V	(Note 11)	
ľ	V _{OLV}	Quiet Output Minimum Dynamic VOL	3.3		-0.8		V	(Note 11)	

Note 10: Characterized in SSOP package. Guaranteed parameter, but not tested.

Note 11: Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. Output under test held LOW.

AC Electrical Characteristics

		T					
Symbol	Parameter	V	$_{\rm CC} = 3.3 \text{V} \pm 0.3$	3V	V _{CC} = 2.7V		Units
	Farameter	Min	Тур	Max	Min	Max	Units
			(Note 12)				
t _{PLH}	Propagation Delay Data to Output	1.0		4.0	1.0	4.8	ns
t _{PHL}		1.0		4.0	1.0	4.6	115
t _{PZH}	Output Enable Time	1.0		4.8	1.0	5.7	ns
t_{PZL}		1.0		4.9	1.0	6.1	115
t _{PHZ}	Output Disable Time	2.0		4.9	2.0	5.4	ns
t_{PLZ}		2.0		4.5	2.0	4.5	113
toshl	Output to Output Skew			1.0		1.0	ns
toslh	(Note 13)			1.0		1.0	113


Note 12: All typical values are at $V_{CC} = 3.3V$, $T_A = 25^{\circ}C$.

Note 13: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).

Capacitance (Note 14)

Symbol	Parameter	Conditions	Typical	Units
C _{IN}	Input Capacitance	$V_{CC} = 0V$, $V_I = 0V$ or V_{CC}	4	pF
C _{OUT}	Output Capacitance	$V_{CC} = 3.0V$, $V_{O} = 0V$ or V_{CC}	8	pF

Note 14: Capacitance is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.



Series Resistors in the Outputs

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) -A-0.40 TYP 6 10+0 10 4.60 9.20 8.10 -B-0.2 C B A ALL LEAD TIPS PIN #1 IDENT. 0.50 LAND PATTERN RECOMMENDATION ○ 0.1 C SEE DETAIL A 1.2 MAX 0.90 +0.15 ALL LEAD TIPS -C-0.09-0.20 0.10±0.05 0.17-0.27 Ф 0.13 (M) A B(S) C(S) 12.00° TOP & BOTTOM DIMENSIONS ARE IN MILLIMETERS B0 16 GAGE PLANE NOTES: 1.25 A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB, REF NOTE 6, DATE 7/93. B. DIMENSIONS ARE IN MILLIMETERS. C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS. SEATING PLANE 0.60±0.10 D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982. 1.00 MTD48RevB1 DETAIL A 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

Fairchild reserves the right at any time without notice to change said circuitry and specifications.

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com