DS07-13702-1E

16-bit Proprietary Microcontroller

F²MC-16LX MB90520 Series

MB90522/523/F523/V520

■ DESCRIPTION


The MB90520 series is a general-purpose 16-bit microcontroller developed and designed by Fujitsu for process control applications in consumer products that require high-speed real-time processing.

The instruction set of F²MC-16LX CPU core inherits AT architecture of F²MC*¹ family with additional instruction sets for high-level languages, extended addressing mode, enhanced multiplication/division instructions, and enhanced bit manipulation instructions. The microcontroller has a 32-bit accumulator for processing long word data.

The MB90520 series has peripheral resources of 8/10-bit A/D converter, a 8-bit D/A converter, UART (SCI), extended I/O serial interfaces 0 and 1, 8/16-bit up/down counter/timers 0 and 1, 8/16-bit PPG timers 0 and 1, I/O timer (16-bit free-run timers 1 and 2, input captures 0 and 1 (ICU), output compares 0 and 1 (OCU)), LCD controller/driver.

*1: F2MC stands for FUJITSU Flexible Microcontroller.

■ PACKAGE



■ FEATURES

Clock

Embedded PLL clock multiplication circuit

Operating clock (PLL clock) can be selected from divided-by-2 of oscillation or one to four times the oscillation (at oscillation of 4 MHz, 3 MHz to 16 MHz).

The system can be operated by an oscillation sub-clock (rated at 32.768 kHz).

Minimum instruction execution time: 62.5 ns (at oscillation of 4 MHz, four times the PLL clock, operation at Vcc of 5.0 V)

Maximum memory space

16 Mbytes

• Instruction set optimized for controller applications

Ri65data types (bit, byte, word, long word)

Rich addressing mode (23 types)

Enhanced signed multiplication/division instruction and RETI instruction functions

Enhanced precision calculation realized by the 32-bit accumulator

Instruction set designed for high level language (C) and multi-task operations

Adoption of system stack pointer

Enhanced pointer indirect instructions

Barrel shift instructions

- Program patch function (for two address pointers)
- Enhanced execution speed

4-byte instruction queue

Enhanced interrupt function

8 levels, 34 factors

• Automatic data transmission function independent of CPU operation

Extended intelligent I/O service function (EI2OS): Up to 16 channels

Embedded ROM size and types

Mask ROM: 64 kbytes/128 kbytes

Flash ROM: 256 kbytes

Embedded RAM size: 4 kbytes/10 kbytes (mass-produced products)

4 kbytes (flash memory)

6 kbytes (evaluation chip)

• Low-power consumption (stand-by) mode

Sleep mode (mode in which CPU operating clock is stopped)

Stop mode (mode in which oscillation is stopped)

CPU intermittent operation mode

Hardware stand-by mode

Clock mode (mode in which other than sub-oscillation and timebase timer are stopped)

• Process

CMOS technology

• I/O port

General-purpose I/O ports (CMOS): 53 ports

General-purpose I/O ports (via pull-up resistors): 24 ports

General-purpose I/O ports (open-drain): 8 ports

Total: 85 ports

(Continued)

Timer

Timebase timer/watchdog timer: 1 channel

8/16-bit PPG timers 0, 1: 8-bit × 2 channels or 16-bit × 1 channel

16-bit re-load timers 0, 1: 2 channels

• 16-bit I/O timer

16-bit free-run timers 1, 2: 2 channels

Input captures 0, 1 (ICU): Generates an interrupt request by latching a 16-bit free-run timer counter value upon detection of an edge input to the pin.

Output compares 0, 1 (OCU): Generates an interrupt request and reverse the output level upon detection of a match between the 16-bit free-run timer counter value and the compare setting value.

8/16-bit up/down counter/timers 0, 1: 1 channel (8-bit × 2 channels)

- Extended I/O serial interfaces 0, 1: 1 channel
- UART (SCI)

With full-duplex double buffer

Clock asynchronized or clock synchronized transmission can be selectively used.

• DTP/external interrupt circuit (8 channels)

A module for starting extended intelligent I/O service (EI²OS) and generating an external interrupt triggered by an external input.

· Wake-up interrupt

Receives external interrupt requests and generates an interrupt request upon an "L" level input.

· Delayed interrupt generation module

Generates an interrupt request for switching tasks.

• 8/10-bit A/D converter (8 channels)

8/10-bit resolution can be selectively used.

Starting by an external trigger input.

Conversion time: 16.0 µs or slower

• 8-bit D/A converter (based on the R-2R system)

8-bit resolution: 2 channels (independent)

Setup time: 12.5 μs
• Clock timer: 1 channel

• LCD controller/driver

A common driver and a segment driver that can directly drive the LCD (liquid crystal display) panel

Clock output function

Note: Do not set external bus mode for the MB90520 series because it cannot be operated in this mode.

■ PRODUCT LINEUP

Part number		MB90522	MB90523	MB90F523	MB90V520		
Classification		Mass-produced products (mask ROM products)		Mass-produced product (flash ROM product)	Evaluation product		
ROM size		64 kbytes	128 k	bytes	None		
RAM size			6 kb	oytes			
		The number of instructions: 340 Instruction bit length: 8 bits, 16 bits Instruction length: 1 byte to 7 bytes Data bit length: 1 bit, 8 bits, 16 bits					
CPU functions		Minimum execution time: 62.5 ns (at machine clock of 16 MHz) Minimum execution time: 100 ns (at machine clock of 10 MHz)			Minimum execution time: 62.5 ns (at machine clock of 16 MHz)		
		Interrupt processing time: 1.5 µs (at machine clock of 16 MHz, minimum value)					
Ports		General-purpose I/O ports (CMOS output): 53 General-purpose I/O ports (via pull-up resistor): 24 General-purpose I/O ports (N-ch open-drain output): 8 Total: 85					
UART (SCI)		Clock synchronized transmission (62.5 kbps to 1 Mbps) Clock asynchronized transmission (1202 bps to 9615 bps) Transmission can be performed by bi-directional serial transmission or by master/slave connection.					
8/10-bit A/D converter		Conversion precision: 8/10-bit can be selectively used. Number of inputs: 8 One-shot conversion mode (converts selected channel only once) Scan conversion mode (converts two or more successive channels and can program up to 8 channels.) Continuous conversion mode (converts selected channel continuously) Stop conversion mode (converts selected channel and stop operation repeatedly)					
8/16-bit PPG timers 0, 1		Number of channels: 1 (8-bit × 2 channels) PPG operation of 8-bit or 16-bit A pulse wave of given intervals and given duty ratios can be output. Pulse interval: 62.5 ns to 1 µs (at oscillation of 4 MHz, machine clock of 16 MHz)					
8/16-bit up/down counter/ timers 0, 1		Number of channels: 1 (8-bit × 2 channels) Event input: 6 channels 8-bit up/down counter/timer used: 2 channels 8-bit re-load/compare function supported: 1 channel					
	bit free- timers 1, 2	Number of channels: 2					

Item	Part number	MB90522	MB90523	MB90F523	MB90V520		
16-bit	Output compares 0, 1 (OCU)	Number of channels: 8 Pin input factor: A match signal of compare register					
I/O timer	Input captures 0, 1 (ICU)	Rewriting a reg		channels: 2 n input (rising, falling,	or both edges)		
DTP/external	interrupt circuit	Number of inputs: 8 Started by a rising edge, a falling edge, an "H" level input, or an "L" level input. External interrupt circuit or extended intelligent I/O service (EI²OS) can be used.					
Wake-up intrr	rupt			of inputs: 8 "L" level input.			
Delayed inter module	rupt generation	An interrupt generation module for switching tasks Used in real-time operating systems.					
Extended I/O serial interfaces 0, 1		Clock synchronized transmission (3125 bps to 1 Mbps) LSB first/MSB first					
Timebase timer		18-bit counter Interrupt interval: 1.024 ms, 4.096 ms, 16.384 ms, 131.072 ms (at oscillation of 4 MHz)					
8-bit D/A converter		8-bit resolution Number of channels: 2 channels Based on the R-2R system					
LCD controller/driver		Number of common output pins: 4 Number of segment output pins: 32 Number of power supply pins for LCD drive: 4 RAM for LCD indication: 16 bytes Booster for LCD drive: Internal Split resistor for LCD drive: Internal					
Watchdog timer		Reset generation interval: 3.58 ms, 14.33 ms, 57.23 ms, 458.75 ms (at oscillation of 4 MHz, minimum value)					
Low-power consumption (stand-by) mode		Sleep/stop/CPU intermittent operation/clock timer/hardware stand-by					
Process		CMOS					
Power supply operation*	voltage for	3.0 V to 5.5 V 4.0 V to 5.5 V 3.0 V to 5.5 V					

^{*:} Varies with conditions such as the operating frequency. (See section "
Electrical Characteristics.")
Assurance for the MB90V520 is given only for operation with a tool at a power voltage of 3.0 V to 5.5 V, an operating temperature of 0 to 55 degrees centigrade, and an operating frequency of 1 MHz to 16 MHz.

■ PACKAGE AND CORRESPONDING PRODUCTS

Package	MB90522	MB90523	MB90F523
FPT-120P-M05	0	0	0
FPT-120P-M13	0	0	0

○ : Available ×: Not available

Note: For more information about each package, see section "■ Package Dimensions."


■ DIFFERENCES AMONG PRODUCTS

Memory Size

In evaluation with an evaluation chips, note the difference between the evaluation chip and the chip actually used. The following items must be taken into consideration.

- The MB90V520 does not have an internal ROM, however, operations equivalent to chips with an internal ROM
 can be evaluated by using a dedicated development tool, enabling selection of ROM size by settings of the
 development tool.
- In the MB90V520, images from FF4000_H to FFFFFF_H are mapped to bank 00, and FE0000_H to FF3FFF_H to mapped to bank FE and FF only. (This setting can be changed by configuring the development tool.)
- In the MB90522, images from FF4000H to FFFFFFH are mapped to bank 00, and FF0000H to FF3FFFH to bank FF only.
- In the MB90523/F523, images from FF4000н to FFFFFFH are mapped to bank 00, and FE0000н to FF3FFFH to bank FE and bank FF.

■ PIN ASSIGNMENT



■ PIN DESCRIPTION

Pin no.		Cinavit		
LQFP-120*1 QFP-120*2	Pin name	Circuit type	Function	
92, 93	X0, X1	А	This is a high-speed crystal oscillator pin.	
74, 73	X0A, X1A	В	This is a low-speed crystal oscillator pin.	
89 to 87	MD0 to MD2	С	This is an input pin for selecting operation modes. Connect directly to Vcc or Vss.	
90	RST	С	This is external reset request signal.	
86	HST	С	This is a hardware stand-by input pin.	
95 to 101	P00 to P06	D	This is a general-purpose I/O port. This function can be set by the port 0 input pull-up resistor setup register (RDR0) for input. For output, however, this function is invalid.	
	INT0 to INT6		This is a request input pin of the DTP/external interrupt circuit ch.0 to ch.6.	
102	P07	D	This is a general-purpose I/O port. This function can be set by the port 0 input pull-up resistor setup register (RDR0) for input. For output, however, this function is invalid.	
103 to 110	P10 to 17	D	This is a general-purpose I/O port. This function can be set by the port 1 input pull-up resistor setup register (RDR1) for input. For output, however, this function is invalid.	
	WI0 to WI7		This is an I/O pin for wake-up interrupts.	
111, 112, 113, 114	P20, P21, P22, P23	E	This is a general-purpose I/O port.	
	IC00, IC01, IC10, IC11		This is a trigger input pin for input capture (ICU) 0 and 1. Since this input is used as required for input capture 0 and 1 (ICU) ch.0, ch.01, ch.10 and ch.11 input operation, output by other functions must be suspended except for intentional operation.	
115	P24	Е	This is a general-purpose I/O port.	
	AIN0		This port can be used as count clock A input for 8/16-bit up/down counter/timer 0.	
116	P25	Е	This is a general-purpose I/O port.	
	BIN0		This port can be used as count clock B input for 8/16-bit up/down counter/timer 0.	

*1: FPT-120P-M05

*2: FPT-120P-M13

Pin no.		0: :	
LQFP-120*1 QFP-120*2	Pin name	Circuit type	Function
117	P26	F	This is a general-purpose I/O port.
	ZIN0		This port can be used as count clock Z input for 8/16-bit up/down counter/timer 0.
	INT7		This is a request input pin of the DTP/external interrupt circuit ch.7.
118	P27	F	This is a general-purpose I/O port.
	ADTG		This is external trigger input pin of the 8/10-bit A/D converter. Since this input is used as required for 8/10-bit A/D converter input operation, output by other functions must be suspended except for intentional operation.
120	P30	E	This is a general-purpose I/O port.
1	P31	Е	This is a general-purpose I/O port.
	СКОТ		This is a clock monitor function output pin. This function is vaild when clock monitor output is enabled.
2	2 P32		This is a general-purpose I/O port. This function becomes vaild when waveform output from the OUT0 is disabled.
	OUT0		This is an event output pins for output compare 0 (OCU) ch.0. This function is valid when output for each channel is enabled.
3	3 P33 E OUT1		This is a general-purpose I/O port. This function becomes vaild when waveform output from the OUT1 is disabled.
			This is an event output pins for output compare 0 (OCU) ch.1. This function is valid when output for each channel is enabled.
4	P34	E	This is a general-purpose I/O port. This function becomes vaild when waveform output from the OUT2 is disabled.
	OUT2		This is an event output pins for output compare 0 (OCU) ch.2. This function is valid when output for each channel is enabled.
5	P35	E	This is a general-purpose I/O port. This function becomes vaild when waveform output from the OUT3 is disabled.
	OUT3		This is an event output pins for output compare 0 (OCU) ch.3. This function is valid when output for each channel is enabled.
6	P36	E	This is a general-purpose I/O port. This function becomes vaild when waveform output from the PG00 is disabled.
	PG00		This is an output pin of 8/16-bit PPG timer 0. This function becomes valid when waveform output from PG00 is enabled.

*1: FPT-120P-M05

*2: FPT-120P-M13

Pin no.		0	
LQFP-120*1 QFP-120*2	Pin name	Circuit type	Function
7	P37	E	This is a general-purpose I/O port. This function becomes vaild when waveform output from the PG01 is disabled.
	PG01		This is an output pin of 8/16-bit PPG timer 0. This function becomes valid when waveform output from PG01 is enabled.
9, 10	P40, P41	D	This is a general-purpose I/O port. This function becomes vaild when waveform output from the PG10 and PG11 are disabled. This function can be set by the pull-up resistor setup register (RDR4) for input. For output, however, this function is invalid.
	PG10, PG11		This is an output pin of 8/16-bit PPG timer 1. This function becomes valid when waveform outputs from PG10 and PG11 are enabled.
11	P42	D	This is a general-purpose I/O port. This function can be set by the pull-up resistor setup register (RDR4) for input. For output, however, this function is invalid.
	SIN0		This is a serial data input pin of UART (SCI). Because this input is used as required when UART (SCI) is performing input operations, and it is necessary to stop outputs by other functions unless such outputs are made intentionally. When using other output functions as well, disable output during SIN operation.
12	12 P43 D SOT2		This is a general-purpose I/O port. This function can be set by the pull-up resistor setup register (RDR4) for input. For output, however, this function is invalid.
			This is a serial data output pin of UART (SCI). This function becomes valid when serial data output from UART (SCI) is enabled.
13	13 P44 D TI TI (F TI		This is a general-purpose I/O port. This function can be set by the pull-up resistor setup register (RDR4) for input. For output, however, this function is invalid.
			This is a serial clock I/O pin of UART (SCI). This function becomes valid when serial clock output from UART (SCI) is enabled.
14	P45	D	This is a general-purpose I/O port. This function can be set by the port 4 input pull-up resistor setup register (RDR4) for input. For output, however, this function is invalid.
	SIN1		This is a data input pin for extended I/O serial interface 0. Since this input is used as required for serial data input operation, output by other functions must be suspended except for intentional operation. When using other output functions as well, disable output during SIN operation.

*1: FPT-120P-M05

*2: FPT-120P-M13

Pin no.		0: '	
LQFP-120*1 QFP-120*2	Pin name	Circuit type	Function
15	P46	E	This is a general-purpose I/O port. This function can be set by the port 4 input pull-up resistor setup register (RDR4) for input. For output, however, this function is invalid.
	SOT1		This is a data output pin for extended I/O serial interface 0. This function becomes valid when serial data output from SOT1 is enabled.
16	P47	D	This is a general-purpose I/O port. This function can be set by the port 4 input pull-up resistor setup register (RDR4) for input. For output, however, this function is invalid.
	SCK1		This is a serial clock I/O pin for extended I/O serial interface 0. This function becomes valid when serial clock output from SCK1 is enabled.
35	P50	D	This is a general-purpose I/O port.
	SIN2		This is a data input pin for extended I/O serial interface 1. Since this input is used as required for serial data input operation, output by other functions must be suspended except for intentional operation.
	AIN1		This port can be used as count A input for 8/16-bit up/down counter/timer 1.
36	P51	D	This is a general-purpose I/O port.
	SOT2		This function becomes valid when serial data output from SOT2 is enabled.
	BIN1		This port can be used as count B input for 8/16-bit up/down counter/timer 1.
37	P52	D	This is a general-purpose I/O port.
	SCK2		This is a serial clock I/O pin for extended I/O serial interface 1. This function becomes valid when serial clock output from serial SCK2 is enabled.
	ZIN1		This port can be used as control clock Z input for 8/16-bit up/down counter/timer 1.
40, 41	P53, P54	I	This is a general-purpose I/O port.
DA0, DA1 These are analog signal output pins and ch.1.		These are analog signal output pins for 8-bit D/A converter ch.0 and ch.1.	
46 to 53	P60 to P67	K	This is a general-purpose I/O port. The input function become valid when the analog input enable register (ADER) is set to select a port.
	AN0 to AN7		These are analog input pins of the 8/10-bit A/D converter. This function is valid when the analog input enable register (ADER) is enabled.

*1: FPT-120P-M05

*2: FPT-120P-M13

Pin no.				
LQFP-120*1 QFP-120*2	Pin name	Circuit type	Function	
55, 57	P70, P72	Е	This is a general-purpose I/O port.	
	TIO, TI1		These are event input pins for 16-bit re-load timers 0 and 1. Since this input is used as required for 16-bit re-load timers 0 and 1 operation, output by other functions must be suspended except for intentional operation.	
	OUT4, OUT6		These are event output pins for output compare 1 (OCU) ch.4 and ch.6. This function is valid when output for each channel is enabled.	
56, 58	P71, P73	Е	This is a general-purpose I/O port. This function is valid with TO0 and TO1 output disabled.	
	TO0, TO1		These are output pins for 16-bit re-load timers 0 and 1. This function is valid with TO0 and TO1 output is enabled.	
	OUT5, OUT7		These are event output pins for output compare 1 (OCU) ch.5 and ch.7. This function is valid when output for each channel is enabled.	
59 to 62	P74 to P77	L	This is a general-purpose I/O port. This function is valid with port output specified for the LCD controller/driver control register.	
	COM to COM3		These are common pins for the LCD controller/driver. This function is valid with common output specified for the LCD controller/driver control register.	
64 to 71	P80 to P87	L	-	
	SEG16 to SEG23		These are segment outputs for the LCD controller/driver. This function is valid with common output specified for the LCD controller/driver control register.	
72, 75 to 81	P90, P91 to P97	М	This is a general-purpose I/O port. The maximum Io∟ can be 10mA. This function is valid with port output specified for the LCD controller/driver control register.	
	SEG24, SEG25 to SEG31		These are ports for the LCD controller/driver. This function is valid with common output specified for the LCD controller/driver control register.	
17 to 24	SEG00 to SEG07	F	These are pins dedicated to LCD segments 00 to 07 for the LCD controller/driver.	
25 to 32	PA0 to PA7	L	This is a general-purpose I/O port. This function is valid with port output specified for the LCD controller/driver control register.	
	SEG08 to SEG15		These are pins for LCD segments 08 to 15 for the LCD controller/driver. Units of four ports or segments can be selected by the internal register in the LCD controller.	

*1: FPT-120P-M05


*2: FPT-120P-M13

(Continued)

Pin no.		Circuit		
LQFP-120*1 QFP-120*2	Pin name	Circuit type	Function	
34	С	G	This is a capacitance pin for power supply stabilization. Connect an external ceramic capacitor rated at about 0.1 µF. This capacitor is not, however, required for the M90F523 (flash product).	
82 to 85	V0 to V3	N	This is a pin for the reference power supply for the LCD controller/driver.	
8, 54, 94	Vcc	Power supply	This is power supply (5.0 V) input pin to the digital circuit.	
33, 63, 91 119	Vss	Power supply	This provides the GND level (0.0 V) input pin for the digital circuit.	
42	AVcc	Н	This is power supply to the analog circuit. Make sure to turn on/turn off this power supply with a voltage exceeding AVcc applied to Vcc.	
43	AVRH	J	This is a reference voltage input to the analog circuit. Make sure to turn on/turn off this power supply with a voltage exceeding AVRH applied to AVcc.	
44	AVRL	Н	This is a reference voltage input to the analog circuit.	
45	AVss	Н	This is a GND level of the analog circuit.	
38	DVcc	Н	This is the Vref input pin for the D/A converter. The voltage to be applied must not exceed Vcc.	
39	DVss	Н	This is the GND level pin for the D/A converter. The potential must be the same as Vss.	

*1: FPT-120P-M05
*2: FPT-120P-M13

■ I/O CIRCUIT TYPE



Туре	Circuit	Remarks
E	No. = 4 mA Standby control for input interruption	CMOS hysteresis input/output CMOS level output Provided with a standby control function for input interruption
F	R	Pins dedicated to segment output
G		C pin output (Pin for capacitor connection) N.C. pin for the MB90F523
Н	AVP	Analog power input protector
I	R D Hysteresis input Standby control for input interruption DAO	 CMOS hysteresis input/output Pin for analog output/CMOS output (During analog output, CMOS output is not produced.) (Analog output has priority over CMOS output: DAE = 1) Provided with a standby control function for input interruption

Туре	Circuit	Remarks
J	ANE AVR ANE	Input pin for ref+ power for the A/D converter Provided with a power protection
K	R D Hysteresis input Standby control for input interruption Analog input	 Hysteresis input/analog input CMOS output Provided with a standby control for input interruption
L	R Hysteresis input R SEG loL = 4 mA	 Hysteresis input/output Segment input Standby control to cut off the input is available in segment input operation
M	R D Hysteresis input	 Hysteresis input N-ch open-drain output (High current for LCD drive) Standby control to cut off the input is available in segment input operation
N	loL = 10 mA	Reference power supply pin for the LCD controller

■ HANDLING DEVICES

1. Make Sure that the Voltage not Exceed the Maximum Rating (to Avoid a Latch-up).

In CMOS ICs, a latch-up phenomenon is caused when an voltage exceeding Vcc or an voltage below Vss is applied to input or output pins or a voltage exceeding the rating is applied across Vcc and Vss.

When a latch-up is caused, the power supply current may be dramatically increased causing resultant thermal break-down of devices. To avoid the latch-up, make sure that the voltage not exceed the maximum rating.

In turning on/turning off the analog power supply, make sure the analog power voltage (AVcc, AVRH, DVcc) and analog input voltages not exceed the digital voltage (Vcc).


And also make sure the voltage applied to the LCD power supply pin (V3 to V0) doesn't exceed the power supply voltage (Vcc).

2. Connection of Unused Pins

Leaving unused pins open may result in abnormal operations. Clamp the pin level by connecting it to a pull-up or a pull-down resistor.

3. Notes on Using External Clock

In using the external clock, drive X0 pin only and leave X1 pin unconnected.



4. Power Supply Pins

In products with multiple V_{CC} or V_{SS} pins, the pins of a same potential are internally connected in the device to avoid abnormal operations including latch-up. However, connect the pins external power and ground lines to lower the electro-magnetic emission level and abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total current rating.

Make sure to connect Vcc and Vss pins via lowest impedance to power lines.

It is recommended to provide a bypass capacitor of around 0.1 μF between Vcc and Vss pin near the device.

5. Crystal Oscillator Circuit

Noises around X0 or X1 pins may be possible causes of abnormal operations. Make sure to provide bypass capacitors via shortest distance from X0, X1 pins, crystal oscillator (or ceramic resonator) and ground lines, and make sure, to the utmost effort, that lines of oscillation circuit not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board art work surrounding X0 and X1 pins with an grand area for stabilizing the operation.

6. Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs

Make sure to turn on the A/D converter power supply, D/A converter power supply (AVcc, AVRH, AVRL, DVcc, DVss) and analog inputs (AN0 to AN7) after turning-on the digital power supply (Vcc).

Turn-off the digital power after turning off the A/D converter supply and analog inputs. In this case, make sure that AVRH and DVcc not exceed AVcc (turning on/off the analog and digital supplies simultaneously is acceptable).

7. Connection of Unused Pins of A/D Converter

Connect unused pins of A/D converter and those of D/A converter to AVcc = DVcc = Vcc, AVss = AVRH = AVRL = Vss.

8. N.C. Pin

The N.C. (internally connected) pin must be opened for use.

9. Notes on Energization

To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at 50 or more μ s (0.2 V to 2.7 V).

10. Use of SEG/COM Pins for the LCD Controller/Driver as Ports

In MB90520 series, pins SEG08 to SEG31, and COM0 to COM3 can also be used general-purpose ports. The electrical standard is such that pins SEG08 to SEG23, and COM0 to COM3 have the same ratings as the CMOS output port, while pins SEG24 to SEG31 have the same ratings as the open-drain type.


11. Initialization

In the device, there are internal registers which is initialized only by a power-on reset. To initialize these registers turning on the power again.

12. Interrupt Recovery from the Standby State

"H" level request must be an input request when using an external interrupt to recover from the standby state. In this case "L" level request may occur malfunction.


■ BLOCK DIAGRAM



Notes: One 16-bit free-run timer 1 is supported although two free-run timers are seemingly supported.

- *1: The clock control circuit comprises a watchdog timer, a timebase timer, and a power consumption controller.
- *2: A register for setting a pull-up resistor is supported.
- *3: This is a high-current port for LCD drive.
- *4: A register for setting a pull-up resistor is supported. A signal in the CMOS level is input and output.
- *5: Also used for LCD output. With this port used as is, N-ch open-drain output develops. A register for setting a pull-up resistor.

■ MEMORY MAP



Part number	Address #1*	Address #2*	Address #3*
MB90522	FF0000 _H	004000н	001100н
MB90523	FE0000н	004000н	001100н
MB90F523	FE0000H	004000н	001100н

: Internal access memory


Note: The ROM data of bank FF is reflected in the upper address of bank 00, realizing effective use of the C compiler small model. The lower 16-bit of bank FF and the lower 16-bit of bank 00 is assigned to the same address, enabling reference of the table on the ROM without stating "far".

For example, if an attempt has been made to access $00C000_{\rm H}$, the contents of the ROM at FFC000_H are accessed actually. Since the ROM area of the FF bank exceeds 48k bytes, the whole area cannot be reflected in the image for the 00 bank. The ROM data at FF4000_H to FFFFFF_H looks, therefore, as if it were the image for $00400_{\rm H}$ to $00FFFF_{\rm H}$. Thus, it is recommended that the ROM data table be stored in the area of FF4000_H to FFFFFF_H


^{*:} Addresses #1, #2 and #3 are unique to the product type.

■ F²MC-16LX CPU PROGRAMMING MODEL


· Dedicated registers



• General-purpose registers



• Processor status (PS)



■ I/O MAP

Address	Abbreviated register name	Register name	Read/ write	Resource name	Initial value
000000н	PDR0	Port 0 data register	R/W	Port 0	XXXXXXXX
000001н	PDR1	Port 1 data register	R/W	Port 1	XXXXXXXX
000002н	PDR2	Port 2 data register	R/W	Port 2	XXXXXXXX
000003н	PDR3	Port 3 data register	R/W	Port 3	XXXXXXXX
000004н	PDR4	Port 4 data register	R/W	Port 4	XXXXXXXX
000005н	PDR5	Port 5 data register	R/W	Port 5	XXXXX В
000006н	PDR6	Port 6 data register	R/W	Port 6	XXXXXXXX
000007н	PDR7	Port 7 data register	R/W	Port 7	XXXXXXXX
000008н	PDR8	Port 8 data register	R/W	Port 8	XXXXXXXX
000009н	PDR9	Port 9 data register	R/W	Port 9	XXXXXXX
00000Ан	PDRA	Port A data register	R/W	Port A	XXXXXXXX
00000Вн	LCDCMR	Port 7/COM pin selection register	R/W	Port 7, LCD controller/driver	O O O O B
00000Сн	PDRC	Port C data register	R/W	Port C	XXXXXXXX
00000Сн	0004		DAM	16-bit I/O timer	XXXXXXXX
00000Дн	OCP4	OCU compare register ch.4	R/W	(output compare 1 (OCU) section)	XXXXXXX
00000Ен		(Disab	oled)		
00000Fн	EIFR	Wake-up interrupt flag register	R/W	Wake-up interrupt	0 в
000010н	DDR0	Port 0 direction register	R/W	Port 0	00000000
000011н	DDR1	Port 1 direction register	R/W	Port 1	00000000в
000012н	DDR2	Port 2 direction register	R/W	Port 2	00000000в
000013н	DDR3	Port 3 direction register	R/W	Port 3	00000000
000014н	DDR4	Port 4 direction register	R/W	Port 4	00000000
000015н	DDR5	Port 5 direction register	R/W	Port 5	 00000в
000016н	DDR6	Port 6 direction register	R/W	Port 6	00000000
000017н	DDR7	Port 7 direction register	R/W	Port 7	00000000
000018н	DDR8	Port 8 direction register	R/W	Port 8	00000000
000019н	DDR9	Port 9 direction register	R/W	Port 9	00000000
00001Ан	DDRA	Port A direction register	R/W	Port A	00000000
00001Вн	ADER	Analog input enable register	R/W	Port 6, A/Dconverter	11111111в
00001Сн	0005	0011	D 444	16-bit I/O timer	XXXXXXXX
00001Дн	OCP5	OCU compare register ch.5	R/W	(output compare 1 (OCU) section)	XXXXXXX
00001Ен		(Disab	oled)		
00001Fн	EICR	Wake-up interrupt enable register	W	Wake-up interrupt	00000000в

Address	Abbreviated register name	Register name	Read/ write	Resource name	Initial value
000020н	SMR	Serial mode register	R/W		00000000
000021н	SCR	Serial control register	R/W	UART	00000100в
000022н	SIDR/ SODR	Serial input data register/ serial output data register	R/W	(SCI)	XXXXXXXX
000023н	SSR	Serial status register	R/W		00001-00в
000024н	SMCSL0	Serial mode control lower status register 0	R/W	F	 0000в
000025н	SMCSH0	Serial mode control upper status register 0	R/W	Extended I/O serial interface 0	0000010в
000026н	SDR0	Serial data register 0	R/W		XXXXXXXX в
000027н	CDCR	Communications prescaler control register	R/W	Communications prescaler control register	0 1 1 1 1 в
000028н	SMCSL1	Serial mode control lower status register 1	R/W		O O O O B
000029н	SMCSH1	Serial mode control upper status register 1	R/W	Extended I/O serial interface 1	0000010в
00002Ан	SDR1	Serial data register 1	R/W		XXXXXXXX
00002Вн		(Disable	ed)		
00002Сн	OCS45	OCU control status register ch.45	R/W		000000в
00002Dн	00343	OCO CONTO Status register Cit.45	IX/VV	16-bit I/O timer	 0000в
00002Ен	OCS67	OCU control status register ch.67	R/W	(output compare 1 (OCU) section)	000000в
00002Fн	00007	OCO CONTO Status register cit.or	17/ 7 7		 0000в
000030н	ENIR	DTP/interrupt enable register	R/W		00000000
000031н	EIRR	DTP/interrupt factor register	R/W	DTP/external	XXXXXXXX в
000032н	ELVR	Request level setting register	R/W	interrupt circuit	00000000
000033н	LLVIX	request level setting register	11/ 4 4		00000000
000034н	0000		D ///	16-bit I/O timer	XXXXXXXX в
000035н	OCP6	OCU compare register ch.6	R/W	(output compare 1 (OCU) section)	XXXXXXXX
000036н	ADCS1	A/D control status register lower digits	R/W		00000000
000037н	ADCS2	A/D control status register upper digits	R/W	8/10-bit A/D	00000000
000038н	ADCR1	A/D data register lower digits	R	converter	XXXXXXXX
000039н	ADCR2	A/D data register upper digits	R/W	=	00001-ХХв
00003Ан	DADR0	D/A converter data register ch.0	R/W		XXXXXXXX
00003Вн	DADR1	D/A converter data register ch.1	R/W	8/10-bit D/A	XXXXXXXX
00003Сн	DACR0	D/A control register 0	R/W	converter	0 в
00003Dн	DACR1	D/A control register 1	R/W		 0 в

Address	Abbreviated register name	Register name	Read/ write	Resource name	Initial value
00003Ен	CLKR	Clock output enable register	R/W	Clock monitor function	O O O O B
00003Fн		(Disabl	ed)	I.	
000040н	PRLL0	PPG0 re-load register L	R/W		XXXXXXXXB
000041н	PRLH0	PPG0 re-load register H	R/W		XXXXXXXX
000042н	PRLL1	PPG1 re-load register L	R/W	-	XXXXXXXX
000043н	PRLH1	PPG1 re-load register H	R/W		XXXXXXXX
000044н	PPGC0	PPG0 operating mode control register	R/W	8/16-bit PPG timer 0, 1	0 – 0 0 0 – – 1 в
000045н	PPGC1	PPG1 operating mode control register	R/W		0 Х 0 0 0 0 0 1 в
000046н	PPGOE0/ PPGOE1	PPG0 and 1 output control registers			0 0 0 0 0 0 0 в
000047н		(Disabl	ed)		
000048н	TMCSR0	Timer control status register ch.0	R/W		00000000
000049н	TWOSING	Timer control status register cir.o	11/00	16-bit re-load	 0000в
00004Ан	TMR0/	16-bit timer register ch.0/	R/W	timer 0	XXXXXXXX
00004Вн	TMRLR0	16-bit re-load register ch.0			XXXXXXXX
00004Сн	TMCSR1	Timer control status register ch.1	R/W		00000000
00004Dн	TWOORT	Timer control status register cir. I	10,00	16-bit re-load	 0000в
00004Ен	TMR1/	16-bit timer register ch.1/	R/W	timer 1	XXXXXXXX
00004Fн	TMRLR1	16-bit re-load register ch.1	10,00		XXXXXXXX
000050н	IPCP0	ICU data register ch.0	R		XXXXXXXX
000051н	11 01 0	Too data register on.o	10	16-bit I/O timer	XXXXXXXX
000052н	IPCP1	ICU data register ch.1	R	(input compare 0,	XXXXXXXX
000053н	11 01 1	Too data register on. I		1 (ICU) section)	XXXXXXXX
000054н	ICS01	ICU control status register	R/W		00000000
000055н		(Disabl	ed)		
000056н	TCDT1	Free-run timer data register 1	R/W	16-bit I/O timer	00000000
000057н	10011	Troc ruit timer data register r	11/00	(16-bit free-run	00000000
000058н	TCCS1	Free-run timer control status register 1	R/W	timer 1 section)	00000000
000059н		(Disabl	ed)		

Address	Abbreviated register name	Register name	Read/ write	Resource name	Initial value
00005Ан	0000	OCI I comprove se sistem els O	DAM		XXXXXXXX
00005Вн	OCP0	OCU compare register ch.0	R/W		XXXXXXXX
00005Сн	0004	OCI I company and rictory of 4	DAM		XXXXXXXX
00005Dн	OCP1	OCU compare register ch.1	R/W		XXXXXXXX
00005Ен	OCDO	OCI I company and rictory of 2	DAM		XXXXXXXX
00005Fн	OCP2	OCU compare register ch.2	R/W	16-bit I/O timer	XXXXXXXX
000060н	OCP3	OCI I compare register ch 2	R/W	(output compare 0 (OCU) section)	XXXXXXXX
000061н	UCP3	OCU compare register ch.3	K/VV		XXXXXXXX
000062н	OCS01	OCI I control otativa register ab 04	R/W		000000в
000063н	00301	OCU control status register ch.01	K/VV		 00000в
000064н	OCS23	OCI I control otatua ragistar ab 22	DAM		000000в
000065н	00323	OCU control status register ch.23	R/W		 00000в
000066н	TCDT2	Free run timer data register 2	DAM	16-bit I/O timer	00000000
000067н	TODIZ	(16-bit free-run		00000000	
000068н	TCCS2	Free-run timer control status register 2	R/W	timer 2 section)	00000000
000069н		(Disable	ed)		
00006Ан	LCR0	LCDC control registers 0 and 1	R/W	LCD controller/	00010000в
00006Вн	LCR1	LCDC control registers 0 and 1	R/W	driver	00000000
00006Сн	005-		5.44	16-bit I/O timer	XXXXXXXX
00006Dн	OCP7	OCU compare register ch.7	R/W	(output compare 1 (OCU) section)	ХХХХХХХ
00006Ен		(Disable	ed)	-	
00006Fн	ROMM	ROM mirroring function selection register	W	ROM mirroring function selection module	1 в
000070н to 00007Fн	VRAM	RAM for LCD indication	R/W	LCD controller/ driver	ХХХХХХХ
000080н	UDCR0	Up/down count register 0	R		00000000
000081н	UDCR1	Up/down count register 1	R	8/16-bit up/down	00000000
000082н	RCR0	Re-load compare register 0	W	counter/timer	00000000
000083н	RCR1	Re-load compare register 1	W	0, 1	00000000в
000084н	CSR0	Counter status register 0	R/W		00000000
000085н		(Reserved	area)*3		
000086н	CCRL0	Countar control register 0	D ^^/	8/16-bit up/down	-0000000в
000087н	CCRH0	Counter control register 0	R/W	counter/timer	00000000в
000088н	CSR1	Counter status register 1	R/W	0, 1	00000000

Address	Abbreviated register name	Register name	Read/ write	Resource name	Initial value
000089н		(Reserved	area)*3		
00008Ан	CCRL1			8/16-bit up/down	-0000000
00008Вн	CCRH1	Counter control register 1	R/W	counter/timer 0, 1	-0000000в
00008Сн	RDR0	Port 0 input pull-up resistor setup register	R/W	Port 0	00000000
00008Дн	RDR1	Port 1 input pull-up resistor setup register	R/W	Port 1	00000000
00008Ен	RDR4	Port 4 input pull-up resistor setup register	R/W	Port 4	00000000
00008Fн to 00009Dн		(Area used by t	he system)*3	
00009Ен	PACSR	Program address detection control status register	R/W	Address match detection function	00000000
00009Fн	DIRR	Delayed interrupt factor generation/ cancellation register	R/W	Delayed interrupt generation module	0 в
0000А0н	LPMCR	Low-power consumption mode control register	R/W!	Low-power consumption	00011000в
0000А1н	CKSCR	Clock select register	R/W	(stand-by) mode	11111100в
0000A2н to 0000A7н		(Disab	led)		
0000А8н	WDTC	Watchdog timer control register	R/W	Watchdog timer	XXXXXXXX
0000А9н	TBTC	Timebase timer control register	R/W	Timebase timer	1 — — О О 1 О О в
0000ААн	WTC	Clock timer control register	R/W	Clock timer	1 Х О О О О О О В
0000ABн to 0000ADн		(Disab	led)		
0000АЕн	FMCS	Flash control register	R/W	Flash interface	1 — — О О 1 О О в
0000АГн		(Disab	led)		

(Continued)

Address	Abbreviated register name	Register name	Read/ write	Resource name	Initial value
0000В0н	ICR00	Interrupt control register 00	R/W		00000111в
0000В1н	ICR01	Interrupt control register 01	R/W	-	00000111в
0000В2н	ICR02	Interrupt control register 02	R/W	-	00000111в
0000ВЗн	ICR03	Interrupt control register 03	R/W		00000111в
0000В4н	ICR04	Interrupt control register 04	R/W		00000111в
0000В5н	ICR05	Interrupt control register 05	R/W	-	00000111в
0000В6н	ICR06	Interrupt control register 06	R/W	-	00000111в
0000В7н	ICR07	Interrupt control register 07	R/W	Interrupt	00000111в
0000В8н	ICR08	Interrupt control register 08	controller	00000111в	
0000В9н	ICR09	Interrupt control register 09	00000111в		
0000ВАн	ICR10	Interrupt control register 10		00000111в	
0000ВВн	ICR11	Interrupt control register 11	R/W		00000111в
0000ВСн	ICR12	Interrupt control register 12	R/W	-	00000111в
0000ВДн	ICR13	Interrupt control register 13	R/W		00000111в
0000ВЕн	ICR14	Interrupt control register 14	R/W	-	00000111в
0000ВFн	ICR15	Interrupt control register 15	R/W	-	00000111в
0000С0н to 0000FFн		(External a	area)*1		
000100н to 00####н		(RAM ar	ea)*²		
00####н to 001FEFн		(Reserved	area)*³		
001FF0н		Program address detection register 0	R/W		XXXXXXXX
001FF1н	PADR0	Program address detection register 1	R/W	-	XXXXXXXX
001FF2н		Program address detection register 2	R/W	Program patch	XXXXXXXX
001FF3н		Program address detection register 3	R/W	processing	XXXXXXXX
001FF4н	PADR1	Program address detection register 4	R/W	1	XXXXXXXX
001FF5н		Program address detection register 5	R/W		XXXXXXXX
001FF6н to 001FFFн		(Reserved	area)*³	,	

Descriptions for read/write

R/W: Readable and writable

R: Read only W: Write only

Descriptions for initial value

- 0: The initial value of this bit is "0".
- 1: The initial value of this bit is "1".
- X: The initial value of this bit is indeterminate.
- : This bit is not used. The initial value is indeterminate.
- *1: This area is the only external access area having an address of 0000FF_H or lower. An access operation to this area is handled as that to external I/O area.
- *2: For details of the RAM area, see the memory map.
- *3: The reserved area is basically disabled because it is used in the system.
- *4: Area used by the system is the area set by the resistor for evaluating tool.
- Notes: For bits that is initialized by an reset operation, the initial value set by the reset operation is listed as an initial value. Note that the values are different from reading results.

 For LPMCR/CKSCR/WDTC, there are cases where initialization is performed or not performed, depending on the types of the reset. However initial value for resets that initializes the value are listed.
 - The addresses following 0000FFH are reserved. No external bus access signal is generated.
 - Boundary #### between the RAM area and the reserved area varies with the product model.
 - Channels 0 to 3 of the OCU compare register use 16-bit free-run timer 2, while channels 4 to 7 of the OCU compare register use 16-bit free-run timer 1. 16-bit free-run timer 1 is also used by input captures (ICU) 0 and 1.

■ INTERRUPT FACTORS, INTERRUPT VECTORS, INTERRUPT CONTROL REGISTER

Interwent course	El ² OS	Interru	pt vector	Interrupt co	ntrol register	Driority
Interrupt source	support	Number	Address	ICR	Address	Priority
Reset	×	# 08	FFFFDCH	_	_	High
INT9 instruction	×	# 09	FFFFD8 _H	_	_	A
Exception	×	# 10	FFFFD4 _H	_	_	
8/10-bit A/D converter	0	# 11	FFFFD0 _H	ICR00	000000	
Timebase timer	×	# 12	FFFFCCH	ICKUU	0000В0н	
DTP0/DTP1 (external interrupt 0/ external interrupt 1)	0	# 13	FFFFC8 _H	ICR01	0000В1н	
16-bit free-run timer 1 overflow	×	# 14	FFFFC4 _H	-		
Extended I/O serial interface 0	0	# 15	FFFFC0 _H	ICDO2	000000	
Wake-up interrupt	×	# 16	FFFFBCH	ICR02	0000В2н	
Extended I/O serial interface 1	0	# 17	FFFFB8 _H			
DTP2/DTP3 (external interrupt 2/ external interrupt 3)	0	# 18	FFFFB4 _H	ICR03	0000ВЗн	_
8/16-bit PPG timer 0 counter borrow	×	# 19	FFFFB0 _H	10004	0000004	
DTP4/DTP5 (external interrupt 4/ external interrupt 5)	0	# 20	FFFFACH	ICR04	0000В4н	
8/16-bit up/down counter/timer 0 compare match	0	# 21	FFFFA0 _H	ICDOF	000000	
8/16-bit up/down counter/timer 0 overflow/inversion	0	# 22	FFFFA4 _H	ICR05	0000В5н	
8/16-bit PPG timer 1 counter borrow	×	# 23	FFFFA0 _H	ICDOC	000000	
DTP6/DTP7 (external interrupt 6/ external interrupt 7)	0	# 24	FFFF9C _H	ICR06	0000В6н	
Output compare 1 (OCU) ch.4/ch.5 match	0	# 25	FFFF98 _H	ICR07	0000В7н	
Clock prescaler	×	# 26	FFFF94 _H			
Output compare 1 (OCU) ch.6/ch.7 match	0	# 27	FFFF90 _H	ICR08	0000В8н	
16-bit free-run timer 2 overflow	×	# 28	FFFF8C _H	=		
8/16-bit up/down counter/timer 1 compare match	0	# 29	FFFF88 _H	ICR09	0000В9н	
8/16-bit up/down counter/timer 1 overflow/inversion	0	# 30	FFFF84 _H	ICKUS	ООООВЯН	
Input capture 0 (ICU) include	0	# 31	FFFF80 _H	ICR10	0000ВАн	
Input capture 1 (ICU) include	0	# 32	FFFF7C _H	ICR10	0000ВАн	Low

(Continued)

Interrupt course	El ² OS	Interrup	t vector	Interrupt cor	ntrol register	Priority
Interrupt source	support	Number	Address	ICR	Address	Priority
Output compare 0 (OCU) ch.0 match	0	# 33	FFFF78 _H	ICR11	0000ВВн	High
Output compare 0 (OCU) ch.1 match	0	# 34	FFFF74 _H	ICKII	ООООВЬН	†
Output compare 0 (OCU) ch.2 match	0	# 35	FFFF70 _H	ICR12	0000ВСн	
Output compare 0 (OCU) ch.3 match	×	# 36	FFFF6C _H	ICK12	ООООВСН	
UART (SCI) reception complete	0	# 37	FFFF68 _H	ICR13	0000ВДн	
16-bit re-load timer 0	0	# 38	FFFF64 _H	ICKIS	ООООБЬН	
UART (SCI) transmission complete	0	# 39	FFFF60 _H	ICR14	0000ВЕн	
16-bit re-load timer 1	0	# 40	FFFF5C _H	ICK14	ООООВЕН	
Reserved	×	# 41	FFFF58 _H			
Delayed interrupt generation module	×	# 42	FFFF54 _H	ICR15	0000ВFн	Low

○ : Can be used× : Can not be used

○ : Can be used. With El²OS stop function.

■ PERIPHERALS

1. I/O Port

(1) Input/Output Port

Port 0 through 8, A are general-purpose I/O ports having a combined function as a resource input. The input output ports function as general-purpose I/O port only in the single-chip mode.

· Operation as output port

The pin is configured as an output port by setting the corresponding bit of the DDR register to "1". Writing data to PDR register when the port is configured as output, the data is retained in the output latch in the PDR and directly output to the pin.

The value of the pin (the same value retained in the output latch of PDR) can be read out by reading the PDR register.

Note: When a read-modify-write type instruction (e.g. bit set instruction) is performed to the port data register, the destination bit of the operation is set to the specified value, not affecting the bits configured by the DDR register for output, however, values of bits configured by the DDR register as inputs are changed because input values to the pins are written into the output latch. To avoid this situation, configure the pins by the DDR register as output after writing output data to the PDR register when configuring the bit used as input as outputs.

Operation as input port

The pin is configured as an input by setting the corresponding bit of the DDR register to "0".

When the pin is configured as an input, the output buffer is turned-off and the pin is put into a high-impedance status.

When a data is written into the PDR register, the data is retained in the output latch of the PDR, but pin outputs are unaffected.

Reading the PDR register reads out the pin level ("0" or "1").


(2) Register Configuration


Port 0 data registe	r (PDR	(05										
Address b	it 15 · · ·		··bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
000000н		(PDR1)		P07	P06	P05	P04	P03	P02	P01	P00	XXXXXXX
				R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Port 1 data registe Address	•	•	hit 12	bit 12	bit 11	bit 10	bit 9	hit 0	hit 7		hit Ω	Initial value
000001 _H	P17	P16	P15	P14	P13	ı		P10		(PDR0		XXXXXXXX
000001H	R/W	R/W	R/W	R/W	R/W		R/W	R/W	_		'	70000000
Port 2 data registe												
Address b	`	,	··bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
000002н		(PDR3)	Γ	P27	P26	P25	P24	P23	P22	P21	P20	XXXXXXXX
;	······		L	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Dort 2 data registe	r /DDE))										
Port 3 data registe Address	•	•	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	bit 7		bit 0	Initial value
000003н	P37	P36	P35	P34	P33				7	(PDR2	;	XXXXXXX
1	R/W	R/W	R/W	R/W	R/W		R/W		_		íi	
Port 4 data registe	r (PDR	₹4)										
Address b	oit 15 · · ·		··bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
000004н	((PDR5)	Γ	P47	P46	P45	P44	P43	P42	P41	P40	XXXXXXX
				R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Port 5 data registe	•	,	b ': 40	L'140	L. S. C. A. A	b2: 40	L'11 O	b.''. O	L 11 -		h:1.0	La Strational Local
Address	DIT 15	DIT 14	DIT 13						DIT /		bit 0	Initial value
000005н	<u> </u>			P54 R/W	P53 R/W		P51 R/W	P50 R/W	_	(PDR4	'	
Port 6 data registe	r (PDF	?6)		10,00	10,00	10,00	10,00	10,00				
Address b	•	,	hit 8	hit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
Addicas b		 (PDR7)	T	P67	P66	P65	P64	P63	P62	P61	P60	XXXXXXXX
000006		,1 0117		1 07	1 00	1 00		R/W	R/W	R/W	R/W	
000006н	· · · ·			R/W	R/W	R/W	R/W			,		
:				R/W	R/W	R/W	R/W	K/VV	IT/VV			
Port 7 data registe	er (PDR	•	hit 12								hit O	Initial value
Port 7 data registe Address	er (PDR	bit 14		bit 12	bit 11	bit 10	bit 9	bit 8			···· bit 0	
Port 7 data registe	er (PDR bit 15	bit 14 P76	P75	bit 12	bit 11	bit 10	bit 9	bit 8		(PDR6		Initial value
Port 7 data registe Address 000007	er (PDR bit 15 P77 R/W	P76		bit 12	bit 11	bit 10	bit 9	bit 8				
Port 7 data registe Address 000007H	er (PDR bit 15 P77 R/W er (PDR	P76 R/W	P75 R/W	bit 12 P74 R/W	bit 11 P73 R/W	bit 10 P72 R/W	bit 9 P71 R/W	bit 8 P70 R/W	bit 7	(PDR6)	XXXXXXX
Port 7 data registe Address 000007H Port 8 data registe Address b	er (PDR bit 15 P77 R/W er (PDR	bit 14 P76 R/W R8)	P75 R/W	bit 12 P74 R/W bit 7	bit 11 P73 R/W	bit 10 P72 R/W	bit 9 P71 R/W	bit 8 P70 R/W	bit 7	(PDR6	bit 0	XXXXXXXX
Port 7 data registe Address 000007H	er (PDR bit 15 P77 R/W er (PDR	P76 R/W	P75 R/W	bit 12 P74 R/W bit 7 P87	bit 11 P73 R/W bit 6 P86	bit 10 P72 R/W bit 5 P85	bit 9 P71 R/W bit 4 P84	bit 8 P70 R/W bit 3 P83	bit 7 bit 2 P82	bit 1	bit 0	XXXXXXXX
Port 7 data registe Address 000007 Port 8 data registe Address b 000008	bit 15 P77 R/W Fr (PDR	bit 14 P76 R/W R8) (PDR9)	P75 R/W	bit 12 P74 R/W bit 7	bit 11 P73 R/W	bit 10 P72 R/W	bit 9 P71 R/W	bit 8 P70 R/W	bit 7	(PDR6	bit 0	XXXXXXXX
Port 7 data registe Address 000007 Port 8 data registe Address b 000008 Port 9 data registe	er (PDR bit 15 P77 R/W er (PDR bit 15 · · · · (PDR	bit 14 P76 R/W R8)(PDR9)	P75 R/W ··· bit 8	bit 12 P74 R/W bit 7 P87 R/W	bit 11 P73 R/W bit 6 P86 R/W	bit 10 P72 R/W bit 5 P85 R/W	bit 9 P71 R/W bit 4 P84 R/W	bit 8 P70 R/W bit 3 P83 R/W	bit 7 bit 2 P82 R/W	bit 1 P81 R/W	bit 0 P80 R/W	Initial value
Port 7 data registe Address 000007 Port 8 data registe Address b	er (PDR bit 15 P77 R/W er (PDR bit 15 · · · · (PDR	bit 14 P76 R/W R8)(PDR9)	P75 R/W	bit 12 P74 R/W bit 7 P87	bit 11 P73 R/W bit 6 P86	bit 10 P72 R/W bit 5 P85 R/W	bit 9 P71 R/W bit 4 P84 R/W bit 9	bit 8 P70 R/W bit 3 P83	bit 7 bit 2 P82 R/W	bit 1	bit 0 P80 R/W	XXXXXXX


Address	er (PDF bit 15 · · ·		·bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
00000Ан		.CDCMR)		PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0	XXXXXXXX
00007.4.			L	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	7000000
Port 0 direction re	gister (DDR0)				,	,			,		
Address	bit 15 · · ·		·bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
000010н	((DDR1)		D07	D06	D05	D04	D03	D02	D01	D00	00000000
				R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
 Port 1 direction re 	gister ((DDR1)										
Address	bit 15	bit 14	bit 13	bit 12	bit 11	l bit 10	bit 9	bit 8	bit 7		···· bit 0	Initial value
000011н	D17	D16	D15		D13	D12	D11	D10		(DDR0))	00000000
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
Port 2 direction re	gister (DDR2)										
Address	bit 15 · · ·		·bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
000012н	((DDR3)		D27	D26	D25	D24	D23	D22	D21	D20	00000000
	·			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Port 3 direction re	-											
Address	bit 15	bit 14	bit 13	bit 12	2 bit 1	1 bit 10) bit 9	bit 8	bit 7		bit 0	Initial valu
000013н	D37	D36	D35	D34	D33	D32	D31	D30)	(DDR2	2)	00000000
	;······	(DDDE)	·bit 8		bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
000014н	((DDR5)		D47	D46	D45	D44	D43	D42	D41	D40	00000000
		,		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Port 5 direction re	•	. ,	b:: 40	b:t 40	h:taa	L 1:40	h:+ 0	h:+ 0	h:4 7		b:t 0	laitial calco
Address	DIT 15	bit 14	DIT 13								···· bit 0	Initial value
000015н	R/W	R/W	R/W	D54 R/W					_	(DDR4	+)	00000
			K/VV	FC/VV	IX/VV	K/VV	IX/VV	FC/ V V				
5 . 6 . 11 1		DIDER										
Port 6 direction re	gister (DDINO					L:4	bit 3	bit 2	bit 1	bit 0	Initial value
	•		·bit 8	bit 7	bit 6	bit 5	bit 4					00000000
	bit 15 · · ·	` ,	·bit 8	bit 7 D67	bit 6 D66	bit 5 D65	D64	D63	D62	D61	D60	0000000
000016н	bit 15 · · ·	(DDR7)	bit 8						D62 R/W	D61 R/W	D60 R/W	0000000
Address 000016H Port 7 direction re	bit 15 · · · ((DDR7)		D67 R/W	D66 R/W	D65 R/W	D64 R/W	D63 R/W	R/W	R/W	R/W	
Address 000016 _H Port 7 direction re Address	bit 15 · · · · · · · · · · · · · · · · · ·	(DDR7) bit 14	bit 13	D67 R/W	D66 R/W	D65 R/W	D64 R/W	D63 R/W	R/W B bit 7	R/W	R/W bit 0	Initial value
Address 000016H Port 7 direction re	egister ((DDR7) (DDR7) bit 14 D76	bit 13	D67 R/W bit 12	D66 R/W 2 bit 1	D65 R/W 1 bit 10 5 D72	D64 R/W D bit 9	D63 R/W bit 8	R/W B bit 7	R/W	R/W bit 0	
Address 000016H Port 7 direction re Address 000017H	egister (bit 15 D77 R/W	(DDR7) bit 14 D76 R/W	bit 13	D67 R/W	D66 R/W 2 bit 1	D65 R/W 1 bit 10 5 D72	D64 R/W Dit 9 D71	D63 R/W bit 8	R/W B bit 7	R/W	R/W bit 0	Initial value
Address 000016H Port 7 direction re Address 000017H	egister (bit 15 D77 R/W	(DDR7) bit 14 D76 R/W	bit 13	D67 R/W bit 12	D66 R/W 2 bit 1	D65 R/W 1 bit 10 5 D72	D64 R/W D bit 9	D63 R/W bit 8	R/W B bit 7	R/W	R/W bit 0	Initial value
Address 000016H Port 7 direction re Address 000017H Port 8 direction re	egister (bit 15 D77 R/W egister ((DDR7) bit 14 D76 R/W	bit 13 D75 R/W	D67 R/W bit 12 D74 R/W	D66 R/W 2 bit 1	D65 R/W 1 bit 10 5 D72	D64 R/W D bit 9	D63 R/W bit 8	R/W B bit 7	R/W	R/W bit 0	Initial value
Address 000016H Port 7 direction re Address 000017H Port 8 direction re	gister (bit 15 D77 R/W gister (bit 15	(DDR7) bit 14 D76 R/W (DDR8)	bit 13 D75 R/W	D67 R/W bit 12 D74 R/W	D66 R/W 2 bit 1 D73 R/W	D65 R/W 1 bit 10 D72 7 R/W	D64 R/W D bit 9 D71 R/W	D63 R/W bit 8 D70 R/W	R/W 3 bit 7	R/W (DDR6	R/W bit 0	Initial value

	gister (1 11 40	10.44	1 11 40	1 '' 0	1 0	=		1 '' 0	1.22.1
Address				bit 12		bit 10			bit /		···· bit 0	Initial value
000019н	D97	D96	D95	D94	D93	D92	D91	D90		(DDR8	3)	00000000в
a Dant A dinaction re	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
 Port A direction re 	•											
Address b	:		·bit 8 I	oit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
00001Ан		ADER)		DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	00000000в
Port 0 input pull-up	, rociot	or ooti		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
				•	,							
Address b						bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
00008Сн	: `	RDR1)						RD03	RD02	RD01	RD00	00000000в
				R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Port 1 input pull-up				`	,							
Address	bit 15		bit 13			bit 10					···· bit 0	Initial value
00008Dн	RD17	RD16	RD15	RD14	RD13	RD12	2 RD11	I RD10)	(RDR	0)	00000000в
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
• Port 4 input pull-up	resist	or setu	ıp regis	ster (R	DR4)							
Address b	oit 15 · · ·		··bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
00008Ен	(0)isabled)		RD47	RD46	RD45	RD44	RD43	RD42	RD41	RD40	00000000в
	L			R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
 Analog input enab 	le regis	ster (Al	DER)									
	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	bit 7		···· bit 0	Initial value
Address												11111111в
Address 00001B _H	ADE7	ADE6	ADE5	ADE4	ADE3	ADE2	2 ADE	1 ADE)	(DDRA	A) :	
			ADE5	ADE4	ADE3	ADE2	2 ADE ²	1 ADE	<u> </u>	(DDR	A)	
00001Вн	ADE7	ADE6	R/W	R/W	R/W				<u> </u>	(DDR/	A) :	
	ADE7	ADE6	R/W	R/W	R/W		R/W	R/W				Initial value
00001B _H • Port 7/COM pin se	ADE7 R/W	ADE6 R/W registe	R/W er (LCI	R/W DCMR	R/W	R/W bit 10	R/W bit 9	R/W	bit 7		bit 0	Initial value 0000 в
• Port 7/COM pin se	ADE7 R/W	ADE6 R/W registe	R/W er (LCI	R/W DCMR	R/W bit 11	R/W bit 10	R/W bit 9	R/W	bit 7		bit 0	
• Port 7/COM pin se	ADE7 R/W election bit 15	ADE6 R/W registe bit 14 —	R/W er (LCI bit 13	R/W DCMR	R/W bit 11	R/W bit 10	R/W bit 9 2 COM	R/W bit 8	bit 7		bit 0	

(3) Block Diagram









2. Timebase Timer

The timebase timer is a 18-bit free-run counter (timebase counter) for counting up in synchronization to the internal count clock (divided-by-2 of oscillation) with an interval timer function for selecting an interval time from four types of 2¹²/HCLK, 2¹⁴/HCLK, 2¹⁶/HCLK, and 2¹⁹/HCLK.

The timebase timer also has a function for supplying operating clocks for the timer output for the oscillation stabilization time or the watchdog timer etc.

(1) Register Configuration







3. Watchdog Timer

The watchdog timer is a 2-bit counter operating with an output of the timebase timer and resets the CPU when the counter is not cleared for a preset period of time.

(1) Register Configuration





4. 8/16-bit PPG Timer 0, 1

The 8/16-bit PPG timer is a 2-CH re-load timer module for outputting pulse having given frequencies/duty ratios.


The two modules performs the following operation by combining functions.

- 8-bit PPG output 2-CH independent operation mode
 This is a mode for operating independent 2-CH 8-bit PPG timer, in which PPG0 and PPG1 pins correspond to outputs from PPG0 and PPG1 respectively.
- 16-bit PPG timer output operation mode
 In this mode, PPG0 and PPG1 are combined to be operated as a 1-CH 8/16-bit PPG timer 0 and 1 operating as a 16-bit timer. Because PPG0 and PPG1 outputs are reversed by an underflow from PPG1 outputting the same output pulses from PPG0 and PPG1 pins.
- 8 + 8-bit PPG timer output operation mode
 In this mode, PPG0 is operated as an 8-bit communications pre-scaler, in which an underflow output of PPG0 is used as a clock source for PPG1. A toggle output of PPG0 and PPG output of PPG1 are output from PPG0 and PPG1 respectively.
- PPG output operation
 A pulse wave with any period/duty ratio is output. The module can also be used as a D/A converter with an external add-on circuit.


 PPG0 operating m 	odo co	ontrol r	ogieto	r (DDC	200)							
Address b			•	`	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
000044H				PEN0	DILO	PE00	PIE0	PUF0	DIL Z	DILI	RESV	линаг value 0 - 000 1 в
000044н	(1	PPGC1)		R/W		R/W	R/W	R/W			KESV	0-00018
 PPG1 operating m 	ode co	ontrol r	egiste		- GC1)	IX/VV	IX/VV	IX/VV	_	_	_	
Address	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10) bit 9	bit 8	bit 7 ·		··· bit 0	Initial value
000045н	PEN1	_	PE10	PIE1	PUF	1 MD1	MD0	RES	/	(PPGC	0)	0Х00001в
	R/W	_	R/W	R/W	R/W	R/W	R/W	R/W				
 PPG0 output contr 	ol regi	ster (P	PGOI	E0)								
Address b	it 15 · · ·		·bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
000046н		Disabled)		PCS2	PCS1	PCS0	PCM2	PCM1	PCM0	PE11	PE01	00000000в
DD04			_	R/W								
PPG1 output conti	•	,		,	h.'. 0		6.26.4	h.'. 0	L'1 0	6.26.4	h:: 0	La SC a Lova Ison
Address b					bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
000046н	(L	Disabled)	<u> </u>	PCS2 R/W	PCS1 R/W	PCS0 R/W	PCM2 R/W	PCM1 R/W	PCM0 R/W	PE11 R/W	PE01 R/W	00000000в
			_,	K/VV	R/W							
PPG0 re-load regi		`	,	h:: 40	b:4.4.4	h:+ 40	h:+ 0	h:+ 0	L:4 7		b:4 O	
Address	DIT 15	bit 14	bit 13	bit 12	bit 11	bit 10) bit 9	8 JID	Dit 7 ·		bit 0	Initial value
000041н	R/W	R/W	R/W	DAA	D/M	R/W	DAM	DAM		(PRLL("	XXXXXXXXB
	K/VV	K/VV	K/VV	R/W	R/W	K/VV	R/W	R/W				
 PPG1 re-load regi 	ster H	(PRLH	1)									
Address	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10) bit 9	bit 8	bit 7		··· bit 0	Initial value
000043н										(PRLL	1)	XXXXXXXXB
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
 PPG0 re-load regi 		`	,									
Address t	oit 15 · · ·		··bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
000040н	(F	PRLH0)										XXXXXXX
PPG1 re-load regi	ster L ((PRLL	1)	R/W								
Address t	oit 15 · · ·		··bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
000042н	(F	PRLH1)										XXXXXXXX B
R/W: Readable — : Unused X : Indetermir RESV: Reserved	ate	able		R/W								

(2) Block Diagram

• Block diagram of 8/16-bit PPG timer 0



Block diagram of 8/16-bit PPG timer 1



5. 16-bit Re-load Timer 0, 1 (With an Event Count Function)


The 16-bit re-load timer has an internal clock mode for counting down in synchronization to three types of internal clocks and an event count mode for counting down detecting a given edge of the pulse input to the external bus pin, and either of the two functions can be selectively used.


For this timer, an "underflow" is defined as the timing of transition from the counter value of "0000H" to "FFFFH". According to this definition, an underflow occurs after [re-load register setting value + 1] counts.

In operaring the counter, the re-load mode for repeating counting operation after re-loading a counter value after an underflow or the one-shot mode for stopping the counting operation after an underflow can be selectively used.

Because the timer can generate an interrupt upon an underflow, the timer conforms to the extended intelligent I/O service (EI²OS).

The MB90520 series has 2 channels of 16-bit re-load timers.






6. 16-bit I/O Timer

The 16-bit I/O timer module consists of two 16-bit free-run timer, two input capture circuits (ICU), and eight output comparators (OCU). This module allows two independent waveforms to be output on the basis of the 16-bit free-run timer. Input pulse width and external clock periods can, therefore, be measured.

• Block diagram




(1) 16-bit Free-run Timer 1, 2


The 16-bit free-run timer consists of a 16-bit up counter, a control register, and a communications prescaler register. The value output from the timer counter is used as basic timer (base timer) for input capture (ICU) and output compare (OCU).

- A counter operation clock can be selected from four internal clocks (φ/4, φ/16, φ/32 and φ/64).
- An interrupt can be generated by overflow of counter value or compare match with OCU compare register 0 and 4. (Compare match requires mode setup.)
- The counter value can be initialized to "0000_H" by a reset, software clear or compare match with OCU compare register 0 and 4.

· Register configuration



· Block diagram




(2) Input Capture 0, 1 (ICU)

The input capture (ICU) generates an interrupt request to the CPU simultaneously with a storing operation of current counter value of the 16-bit free-run timer to the ICU data register (IPCP) upon an input of a trigger edge to the external pin.


There are two sets (two channels) of the input capture external pins and ICU data registers, enabling measurements of maximum of four events.

- The input capture has two sets of external input pins (IN0, IN1) and ICU registers (IPCP), enabling measurements of maximum of four events.
- A trigger edge direction can be selected from rising/falling/both edges.
- The input capture can be set to generate an interrupt request at the storage timing of the counter value of the 16-bit free-run timer to the ICU data register (IPCP).
- The input compare conforms to the extended intelligent I/O service (EI²OS).
- The input capture (ICU) function is suited for measurements of intervals (frequencies) and pulse-widths.

Register configuration



• Block diagram




(3) Output Compare 0, 1 (OCU)


The output compare (OCU) is two sets of compare units consisting of a eight-channel OCU compare registers, a comparator and a control register.


An interrupt request can be generated for each channel upon a match detection by performing time-division comparison between the OCU compare data register setting value and the counter value of the 16-bit free-run timer.

The OUT pin can be used as a waveform output pin for reversing output upon a match detection or a general-purpose output port for directly outputting the setting value of the CMOD bit.




• Block diagram






7. 8/16-bit Up/Down Counter/Timer 0, 1

The 8/16-bit up/down counter/timer consists of six event input pins, two 8-bit up/down counters, two 8-bit re-load compare registers, and their controllers.




(2) Block Diagram

• Block diagram of 8/16-bit up/down counter/timer 0



• Block diagram of 8/16-bit up/down counter/timer 1




8. Extended I/O Serial Interface 0, 1

The extended I/O serial interface transfers data using a clock synchronization system having an 8-bit x 1 channel configuration.

For data transfer, you can select LSB first/MSB first.

SMCSH0 : 000025н SMCSH1 : 000029н	SMD2	SMD1 SMD		SIE	SIR	BUSY	′ STOI	STRT	•	(SMCS	0000010в		
	R/W	R/W	R/W	R/W	R/W	R	R/W	R/W					
Serial mode con	trol low	er statı	us reg	ister 0,	1 (SN	ICSL0,	SMC	SL1)					
Address	bit 15···		··bit 8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value	
SMCSL0 : 000024н SMCSL1 : 000028н	(SMCSH)		_	_	_	_	MODE	BDS	SOE	SCOE	0000в		
			-		_	_	_	R/W	R/W	R/W	R/W		
 Serial data regis: Address SDR0: 000026H SDR1: 00002AH 	ter 0, 1	(SDR(), SDI ⋯bit 8	R1) bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value	
	(CDCR, disabled)			D7	D6	D5	D4	D3	D2	D1	D0	XXXXXXXXB	
				R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
R/W : Readable and R : Read only — : Unused X : Indeterminate													



9. UART (SCI)

UART (SCI) is general-purpose serial data communication interface for performing synchronous or asynchronous communication (start-stop synchronization system).

- Data buffer: Full-duplex double buffer
- Transfer mode: Clock synchronized (with start and stop bit)

Clock asynchronized (start-stop synchronization system)

Baud rate: Embedded dedicated baud rate generator

External clock input possible

Internal clock (a clock supplied from 16-bit re-load timer can be used.)

Asynchronization 9615 bps/31250 bps/4808 bps/2404 bps/1202 bps Internal machine clock CLK synchronization 1 Mbps/500 kbps/250 kbps/125 kbps/62.5 kbps For 6 MHz, 8 MHz, 10 MHz, 12 MHz and 16 MHz

• Data length: 7 bit to 9 bit selective (without a parity bit)

6 bit to 8 bit selective (with a parity bit)

- Signal format: NRZ (Non Return to Zero) system
- Reception error detection: Framing error


Overrun error


Parity error (multi-processor mode is supported, enabling setup of any baud rate by an external clock.)

• Interrupt request: Receive interrupt (receive complete, receive error detection)

Receive interrupt (transmit complete)

Transmit/receive conforms to extended intelligent I/O service (EI2OS)







10. DTP/External Interrupt Circuit

DTP (Data Transfer Peripheral), which is located between the peripheral circuit outside the device and the F²MC-16LX CPU, receives an interrupt request or DMA request generated by the external peripheral circuit* for transmission to the F²MC-16LX CPU. DTP is used to activate the intelligent I/O service or interrupt processing. As request levels, two types of "H" and "L" can be selected for the intelligent I/O service. Rising and falling edges as well as "H" and "L" can be selected for an external interrupt request.

*: The external peripheral circuit is connected outside the MB90520 series device.







11. Wake-up Interrupt

Wake-up intrrupts transmits interrupt request ("L" level) generated by peripheral equipment located between external periphera devices and the F2MC-16LX CPU to the CPU and invokes interrupt processing.

The interrupt does not conform to the exterded intelligent I/O service (EI²OS).

(1) Register Configuration






12. Delayed Interrupt Generation Module


The delayed interrupt generation module generates interrupts for switching tasks for development on a real-time operating system (REALOS series). The module can be used to generate softwarewise generates hardware interrupt requests to the CPU and cancel the interrupts.

This module does not conform to the extended intelligent I/O service (EI2OS).

(1) Register Configuration




The DIRR is the register used to control delay interrupt request generation/cancellation. Programming this register with "1" generates a delay interrupt request. Programming this register with "0" cancels a delay interrupt request. Upon a reset, an interrupt is canceled. The reserved bit area can be programmed with either "0" or "1". For future extension, however, it is recommended that bit set and clear instructions be used to access this register.




13. 8/10-bit A/D Converter

The 8/10-bit A/D converter has a function of converting analog voltage input to the analog input pins (input voltage) to digital values (A/D conversion) and has the following features.


- Minimum conversion time: 16.3 μs (at machine clock of 16 MHz, including sampling time)
- Minimum sampling period: 4 μs/8 μs/16 μs/256 μs (at machine clock of 16 MHz)
- Compare time: 99/176 machine cycles per channel.
 - (99 machine cycles are used for a machine clock below 10 MHz.)
- Conversion method: RC successive approximation method with a sample and hold circuit.
- 8/10-bit resolution
- Analog input pins: Selectable from eight channels by software Single conversion mode: Selects and converts one channel.
 - Scan conversion mode: Converts two or more successive channels. Up to eight channels can be programmed. Continuous conversion mode: Repeatedly converts specified channels.
 - Stop conversion mode: Stops conversion after completing a conversion for one channel and wait for the next activation (conversion can be started synchronously.)
- Interrupt requests can be generated and the extended intelligent I/O service (EI2OS) can be started after the end of A/D conversion. Furthermore, A/D conversion result data can be transferred to the memory, enabling efficient continuous processing.
- When interrupts are enabled, there is no loss of data even in continuous operations because the conversion data protection function is in effect.
- Starting factors for conversion: Selected from software activation, and external trigger (falling edge).






14. 8-bit D/A Converter

The 8-bit D/A converter, which is based on the R-2R system, supports 8-bit resolution mode. It contains two channels each of which can be controlled in terms of output by the D/A control register.




• Block Diagram




15. Clock Timer

The clock timer control register (WTC) controls operation of the clock timer, and time for an interval interrupt.


(1) Register Configuration






16.LCD Controller/Driver

The LCD controller/driver, which contains a 16-byte display data memory, controls LCD indication using four common output pins and 32 segment output pins. It can select three types of duty output, and directly drive the LCD (liquid crystal display) panel.






17. Communications Prescaler Register

This register controls machine clock division.

Output from the communications prescaler register is used for UART0 (SCI), UART1 (SCI), and extended I/O serial interface.

The communications prescaler register is so designed that a constant baud rate may be acquired for various machine clocks.

(1) Register Configuration



18. Address Match Detection Function


When the address is equal to a value set in the address detection register, the instruction code loaded into the CPU is replaced forcibly with the INT9 instruction code (01H). As a result, when the CPU executes a set instruction, the INT9 instruction is executed. Processing by the INT#9 interrupt routine allows the program patching function to be implemented.

Two address detection registers are supported. An interrupt enable bit and flag are prepared for each register. If the value set in the address detection register matches an address and if the interrupt enable bit is set at "1", the interrupt flag is set at "1" and the instruction code loaded into the CPU is replaced forcibly with the INT9 instruction code. The interrupt flag is cleared to "0" by writing 0 by an instruction.

(1) Register Configuration

Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
PADR0 (Low order address) : 001FF0 _H									XXXXXXXXB
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
PADR0 (Middle order address) : 001FF1 _H									XXXXXXXX
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
PADR0 (High order address) : 001FF2 _H									XXXXXXXX
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Program address detection register	r 3 to 5 bit 7	(PADF bit 6	R1) bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
PADR1 (Low order address) : 001FF3 _H	DIL 7	DIL 6	טונ ט	DIL 4	טונ ט	DIL Z	DIL I	DIL U	Initial value
FADICI (LOW Order address) . 0011 F3H	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	70000000
	10,00	10,00	17,44	10,00	17,77	10,00	10,00	17,44	
Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
PADR1 (Middle order address) : 001FF4 _H									XXXXXXXXB
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
PADR1 (High order address): 001FF5 _H									XXXXXXXX
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Program address detection control		_	•		10	1 '' 0	1.0.4	1 % 0	
Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	Initial value
00009Ен	RESV	RESV	RESV	RESV	AD1E R/W	AD1D R/W	AD0E R/W	AD0D R/W	00000000
	_	_	_	_	IX/VV	IX/VV	IX/VV	K/VV	
R/W: Readable and writable									
— : Unused									
X : Indeterminate RESV : Reserved bit									


(2) Block Diagram



19. ROM Mirroring Function Selection Module


The ROM mirroring function selection module can select what the FF bank allocated the ROM sees through the 00 bank according to register settings.

(1) Register Configuration



Note: Do not access this register during operation at addresses 004000H to 00FFFFH.

(2) Block Diagram



20. Low-power Consumption (Stand-by) Mode

The F²MC-16LX has the following CPU operating mode configured by selection of an operating clock and clock operation control.

Clock mode

PLL clock mode: A mode in which the CPU and peripheral equipment are driven by PLL-multiplied oscillation

clock (HCLK).

Main clock mode: A mode in which the CPU and peripheral equipment are driven by divided-by-2 of the

oscillation clock (HCLK).

The PLL multiplication circuits stops in the mainclock mode.


• CPU intermittent operation mode

The CPU intermittent operation mode is a mode for reducing power consumption by operating the CPU intermittently while external bus and peripheral functions are operated at a high-speed.


· Hardware stand-by mode

The hardware standby mode is a mode for reducing power consumption by stopping clock supply to the CPU by the low-power consumption control circuit, stopping clock supplies to the CPU and peripheral functions (timebase timer mode), and stopping oscillation clock (stop mode, hardware standby mode). Of these modes, modes other than the PLL clock mode are power consumption modes.

(1) Register Configuration



(2) Block Diagram



■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

(AVss = Vss = 0.0 V)

Parameter	Symbol	Va	alue	Unit	Remarks
Faranietei	Syllibol	Min.	Max.	Oilit	Remarks
	Vcc	Vss - 0.3	Vss + 6.0	V	
	AVcc	Vss - 0.3	Vss + 6.0	V	*1
Power supply voltage	AVRH, AVRL	Vss-0.3	Vss + 6.0	V	*1
	DVcc	Vss-0.3	Vss + 6.0	V	*1
Input voltage	Vı	Vss-0.3	Vcc + 6.0	V	*2
Output voltage	Vo	Vss-0.3	Vcc + 6.0	V	*2
"L" level maximum output current	loL		15	mA	*3
"L" level average output current	lolav		4	mA	*4
"L" level total maximum output current	ΣΙοι		100	mA	
"L" level total average output current	Σ lolav		50	mA	*5
"H" level maximum output current	Іон		-15	mA	*3
"H" level average output current	I онаv		-4	mA	*4
"H" level total maximum output current	ΣІон		-100	mA	
"H" level total average output current	ΣΙομαν		-50	mA	*5
Power consumption	PD	_	300	mW	
Operating temperature	TA	-40	+85	°C	
Storage temperature	Tstg	– 55	+150	°C	

^{*1:} AVcc, AVRH, AVRL, and DVcc shall never exceed Vcc. AVRL shall never exceed AVRH.

Note: Average output current = operating currnet × operating efficiency

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

^{*2:} V_I and V_O shall never exceed V_{CC} + 0.3 V.

^{*3:} The maximum output current is a peak value for a corresponding pin.

^{*4:} Average output current is an average current value observed for a 100 ms period for a corresponding pin.

^{*5:} Total average current is an average current value observed for a 100 ms period for all corresponding pins.

2. Recommended Operating Conditions

(AVss = Vss = 0.0 V)


Parameter	Symbol	Va	lue	Unit	Remarks
Parameter	Syllibol	Min.	Max.	Onit	Remarks
	Vcc	3.0	5.5	V	Normal operation (MB90523)
Power supply voltage	Vcc	4.5	5.5	V	Normal operation (MB90F523) Guaranteed frequency = 10 MHz at 4.0 V to 4.5V
	Vcc	3.0	5.5	V	Retains status at the time of operation stop
Smoothing capacitor	Cs	0.1	1.0	μF	*
Operating temperature	TA	-40	+85	°C	

^{*:} Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The smoothing capacitor to be connected to the Vcc pin must have a capacitance value higher than Cs.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.



3. DC Characteristics

 $(AVcc = Vcc = 5.0 V \pm 10\%, AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$

Parameter	Symbol	Pin name	Condition		Value		Unit	Remarks
rarameter	Symbol	Fili lialile	Condition	Min.	Тур.	Max.	Ollit	Remarks
	Vін	CMOS input pin		0.7 Vcc	_	Vcc + 0.3	V	
"H" level input voltage	Vihs	CMOS hysteresis input pin	, , , , , , , , , , , , , , , , , , ,	0.8 Vcc	_	Vcc + 0.3	V	
	Vінм	MD pin input	Vcc = 3.0 V to 5.5 V (MB90523)	Vcc - 0.3	_	Vcc + 0.3	V	
	VIL	CMOS input pin	$\dot{V}_{CC} = 4.0 \dot{V} \text{ to } 5.5 V$	Vss - 0.3		0.3 Vcc	V	
"L" level input voltage	VILS	CMOS hysteresis input pin	(MB90F523)	Vss - 0.3	_	0.2 Vcc	٧	
	VILM	MD pin input		Vss - 0.3		Vss + 0.3	V	
"H" level output voltage	Vон	Other than P90 and P97	Vcc = 4.5 V Іон = -2.0 mA	Vcc - 0.5	_	_	٧	
"L" level output voltage	Vol	All output pins	Vcc = 4.5 V loL = 2.0 mA	_	_	0.4	٧	
Open-drain output leakage current	lleak	Output pin P90 to P97	_	_	0.1	5	μΑ	
Input leakage current	lı.	Other than P90 and P97	Vcc = 5.5 V Vss < Vı < Vcc	- 5	_	5	μА	
Pull-up resistance	Rup	P00 to P07, P10 to P17, P40 to P47, RST, MD0, MD1	_	15	30	100	kΩ	
Pull-down resistance	RDOWN	MD0 to MD2	_	15	30	100	kΩ	

(Continued)

 $(AVcc = Vcc = 5.0 V \pm 10\%, AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$

			(AVcc = Vcc = 5.0	1 = 1070,7	Value	0.0 1, 1		
Parameter	Symbol	Pin name	Condition	Min.	Тур.	Max.	Unit	Remarks
	Icc	Vcc	Internal operation	_	30	40	mA	MB90523
	Icc	Vcc	at 16 MHz Vcc at 5.0 V Normal operation	_	85	130	mA	MB90F523
	Icc	Vcc	Internal operation	_	35	45	mA	MB90523
	Icc	Vcc	at 16 MHz Vcc at 5.0 V A/D converter operation	_	90	140	mA	MB90F523
	Icc	Vcc	Internal operation	_	40	50	mA	MB90523
	Icc	Vcc	at 16 MHz Vcc at 5.0 V D/A converter operation	_	95	145	mA	MB90F523
	Icc	Vcc	When data written in flash mode is erased	_	95	140	mA	MB90F523
	Iccs	Vcc	Internal operation		7	12	mA	MB90523
Power supply	Iccs	Vcc	at 16 MHz Vcc at 5.0 V In sleep mode	_	5	30	mA	MB90F523
current*	Iccl	Vcc	Internal operation	_	0.1	1.0	mA	MB90523
	Iccl	Vcc	at 8 kHz Vcc at 5.0 V T _A = +25°C Subsystem operatin	_	4	7	mA	MB90F523
	Iccls	Vcc	Internal operation	_	30	50	mA	MB90523
	Iccls	Vcc	at 8 kHz Vcc at 5.0 V T _A = +25°C In subsleep mode	_	0.1	1	mA	MB90F523
	Ісст	Vcc	Internal operation	_	15	30	μΑ	MB90523
	Ісст	Vcc	at 8 kHz Vcc at 5.0 V T _A = +25°C In clock mode	_	30	50	μΑ	MB90F523
	Іссн	Vcc	T _A = +25°C	_	5	20	μΑ	MB90523
	Іссн	Vcc	In stop mode	_	0.1	10	μΑ	MB90F523
	Іссн	Vcc	T _A = +25°C (max.) In stop mode	_	_	200	μА	MB90F523
Input capacitance	CIN	Other than AVcc, AVss, Vcc, Vss	_	_	10	80	pF	

(Continued)

(Continued)

 $(AVcc = Vcc = 5.0 V \pm 10\%, AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$

Parameter	Symbol	Pin name	Condition		Value		Unit	Remarks
Parameter	Symbol	Fin name	Condition	Min.	Тур.	Max.	Offic	Remarks
LCD split resistor	RLCD	V0 to V1, V1 to V2, V2 to V3	_	50	100	200	kΩ	
Output impedance for COM0 to COM3	Rvcом	COM0 to COM3	-V1 to V3 = 5.0 V	_	_	2.5	kΩ	
Output impedance for SEG00 to SEG31	Rvseg	SEG00 to SEG31	V 1 to V3 = 5.0 V	_	_	15	kΩ	
LCDC leak current	Іскс	V0 to V3, COM1 to COM3, SEG00 to SEG31	_	_	_	±5	μА	

^{* :} The current value is preliminary value and may be subject to change for enhanced characteristics without previous notice. The power supply current is measured with an external clock.


4. AC Characteristics

(1) Reset, Hardware Standby Input Timing


 $(AVcc = Vcc = 5.0 V \pm 10\%, AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$

Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
Parameter	Syllibol	riii iiaiiie	Condition	Min.	Max.	Offic	Remarks
Reset input time	t rstl	RST		4 tcp*	_	ns	
Hardware standby input time	t HSTL	HST		4 tcp*	_	ns	

*: For tcp (internal operating clock cycle time), refer to "(3) Clock Timings."



Measurement conditions for AC ratings



C∟is a load capacitance connected to a pin under test.

Capacitors of $C_L = 30$ pF must be connected to CLK and ALE pins, while C_L of 80 pF must be connected to address data bus (AD15 to AD00), \overline{RD} , and \overline{WR} pins.

(2) Specification for Power-on Reset


 $(AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$

		Pin name	.	Va	lue		
Parameter	Symbol		Condition	Min.	Max.	Unit	Remarks
Power supply rising time	t R	Vcc		0.05	30	ms	*
Power supply cut-off time	toff	Vcc	_	4	_	ms	Due to repeated operations

^{*:} Vcc must be kept lower than 0.2 V before power-on.

Notes: • The above ratings are values for causing a power-on reset.

- When HST is set to "L", apply power according to this table to cause a power-on reset irrespective of whether or not a power-on reset is required.
- There are internal registers which can be initialized only by a power-on reset. Apply power according to this rating to ensure initialization of the registers.




(3) Clock Timings


(AVcc = Vcc = $5.0 \text{ V} \pm 10\%$, AVss = Vss = 0.0 V, $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$)


Panamatan.	Cumbal	Din name	Condition		Value		Unit	Damarka
Parameter	Symbol	Pin name	Condition	Min.	Тур.	Max.	Unit	Remarks
	Fc	X0, X1	_	3	_	16	MHz	
Clock frequency	Fc	X0, X1	4.0 V to 4.5 V	3	_	10	MHz	MB90F523
	FcL	X0A, X1A		_	32.768	_	kHz	
	t HCYL	X0, X1	_	62.5	_	333	ns	
Clock cycle time	t HCYL	X0, X1	4.0 V to 4.5 V	100	_	333	ns	MB90F523
	t LCYL	X0A, X1A		_	30.5	_	μs	
Input clock pulse width	P _{WH} , P _{WL}	X0		10	_	_	ns	Recommened duty ratio of 30% to 70%
	Pwlh, Pwll	X0A			15.2	_	μs	
Input clock rising/falling time	tcr, tcr	X0, X0A		_	_	5	ns	External clock operation
	f CP	_		1.5		16	MHz	When the main clock is used
Internal operating clock frequency	f CP	_	4.0 V to 4.5 V	1.5	_	10	MHz	When the main clock is used
	f LCP	_			8.192	_	kHz	Subclock operation
	t CP	_		62.5	_	333	ns	When the main clock is used
Internal operating clock cycle time	t CP	_	4.0 V to 4.5 V	100		333	ns	When the main clock is used
	t LCP	_		_	122.1	_	μs	Subclock operation
Frequency fluctuation rate locked	Δf	_		_	_	5	%	*


* : The frequency fluctuation rate is the maximum deviation rate of the preset center frequency when the multiplied PLL signal is locked.




The PLL frequency deviation changes periodically from the preset frequency "(about $CLK \times (1CYC \text{ to } 50 \text{ CYC})$ ", thus minimizing the chance of worst values to be repeated (errors are minimal and negligible for pulses with long intervals).








The AC ratings are measured for the following measurement reference voltages.



(4) Recommended Resonator Manufactures

• Sample application of ceramic resonator



• Mask ROM product (MB90522, MB90523)

Resonator manufacturer*	Resonator	Frequency (MHz)	C ₁ (pF)	C ₂ (pF)	R
	CSA2.00MG040	2.00	100	100	Not required
	CSA4.00MG040	4.00	100	100	Not required
Murata Mfg. Co., Ltd.	CSA8.00MTZ	8.00	30	30	Not required
Wing. 00., Ltd.	CSA16.00MXZ040	16.00	15	15	Not required
	CSA32.00MXZ040	32.00	5	5	Not required
	CCR3.52MC3 to CCR6.96MC3	3.52 to 6.96	Built-in	Built-in	Not required
TDK Corporation	CCR7.0MC5 to CCR12.0MC5	7.00 to 12.00	Built-in	Built-in	Not required
	CCR20.0MSC6 to CCR32.0MSC6	20.00 to 32.00	Built-in	Built-in	Not required

(Continued)

(Continued)

• Flash ROM product (MB90F523)

Resonator manufacturer*	Resonator	Frequency (MHz)	C ₁ (pF)	C ₂ (pF)	R
	CSA2.00MG040	2.00	100	100	Not required
 .	CSA4.00MG040	4.00	100	100	Not required
Murata Mfg. Co., Ltd.	CSA8.00MTZ	8.00	30	30	Not required
Iving. Co., Ltd.	CSA16.00MXZ040	16.00	15	15	Not required
	CST32.00MXZ040	32.00	5	5	Not required
	CCR3.52MC3 to CCR6.96MC3	3.52 to 6.96	Built-in	Built-in	Not required
TDK Corporation	CCR7.0MC5 to CCR12.0MC5	7.0 to 12.0	Built-in	Built-in	Not required
	CCR20.0MSC6 to CCR32.0MSC6	20.0 to 32.0	Built-in	Built-in	Not required

Inquiry: Murata Mfg. Co., Ltd..

• Murata Electronics North America, Inc.: TEL 1-404-436-1300

• Murata Europe Management GmbH: TEL 49-911-66870

• Murata Electronics Singapore (Pte.): TEL 65-758-4233

TDK Corporation

TDK Corporation of America
 Chicago Basis and Office TEL

Chicago Regional Office: TEL 1-708-803-6100

• TDK Electronics Europe GmbH

Components Division: TEL 49-2102-9450

• TDK Singapore (PTE) Ltd.: TEL 65-273-5022


• TDK Hongkong Co., Ltd.: TEL 852-736-2238

• Korea Branch, TDK Corporation: TEL 82-2-554-6636

(5) Clock Output Timing

(AVcc = Vcc = $5.0 \text{ V} \pm 10\%$, AVss = Vss = 0.0 V, T_A = -40° C to $+85^{\circ}$ C)

Parameter	Symbol	Pin	Condition	Va	lue	Unit	Remarks
Parameter	name		Condition	Min.	Max.	Oilit	Remarks
	t cyc	CLK	Vcc = 5.0 V ±10%	62.5	_	ns	
Cycle time	tcyc	CLK	Vcc = 5.0 V ±10% 4.0 V to 4.5 V	100	_	ns	MB90F523
	t chcL	CLK	Vcc = 5.0 V ±10%	20	_	ns	
$CLK \uparrow \rightarrow CLK \downarrow$	t CHCL	CLK	Vcc = 5.0 V ±10% 4.0 V to 4.5 V	32	_	ns	MB90F523




(6) Ready Input Timing

 $(AVcc = Vcc = 5.0 V \pm 10\%, AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$

Parameter	Symbol	Pin name	Condition	Va	lue	Linit	Remarks
Parameter	Syllibol	Fili liaille	Condition	Min.	Max.	Oilit	Neillai KS
RDY setup time	t RYHS	RDY		45		ns	
RDY hold time	t RYHH	RDY	_	0	1	ns	

Note: Use the automatic ready function when the setup time for the rising edge of the RDY signal is not sufficient.




(7) Hold Timing

 $(AVcc = Vcc = 5.0 V \pm 10\%, AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$

Doromotor	Symbol	Pin name	Condition	Va	lue	l Init	Remarks
Parameter Symbol		Fill flame Condition		Min.	Max.	Offic	iveillai ka
$\frac{\text{Pins in floating status} \rightarrow}{\text{HAK}} \downarrow \text{time}$	txhal	HAK	_	30	1 tcp*	ns	
$\overline{HAK} \uparrow \to pin \ valid \ time$	t hahv	HAK		1 tcp*	2 tcp*	ns	

^{*:} For to (internal operating clock cycle time), refer to (3) Clock Timings."

Note: More than 1 machine cycle is needed before HAK changes after HRQ pin is fetched.



(8) UART (SCI) Timing


(AVcc = Vcc = $5.0 \text{ V} \pm 10\%$, AVss = Vss = 0.0 V, TA = -40°C to $+85^{\circ}\text{C}$)

Parameter	Symbol	Pin name Condition		Va	lue	Unit	Remarks
Farameter	Symbol	Fili liaille	Condition	Min.	Max.	Oilit	iveillai ka
Serial clock cycle time	tscyc	SCK0 to SCK4		8 tcp*	_	ns	
$\begin{array}{c} SCK \downarrow \to SOT \ delay \\ time \end{array}$	t sLOV	SCK0 to SCK4, SOT0 to SOT4	Internal shift clock mode	- 80	80	ns	
Valid SIN → SCK \uparrow	tıvsh	SCK0 to SCK4, SIN0 to SIN4	+ 1 TTL for an	100	_	ns	
$SCK \uparrow \rightarrow valid SIN$ hold time	t shix	SCK0 to SCK4, SIN0 to SIN4	output pin	60		ns	
Serial clock "H" pulse width	t shsl	SCK0 to SCK4		4 tcp*		ns	
Serial clock "L" pulse width	t slsh	SCK0 to SCK4	External shift	4 tcp*		ns	
$\begin{array}{c} SCK \downarrow \to SOT \ delay \\ time \end{array}$	t slov	SCK0 to SCK4, SOT0 to SOT4	clock mode C∟ = 80 pF + 1 TTL for an		150	ns	
Valid SIN → SCK \uparrow	tıvsh	SCK0 to SCK4, SIN0 to SIN4	output pin	60	_	ns	
$SCK \uparrow \rightarrow valid SIN$ hold time	t sнıx	SCK0 to SCK4, SIN0 to SIN4		60	_	ns	

^{*:} For tcp (internal operating clock cycle time), refer to "(3) Clock Timings."

Notes: • These are AC ratings in the CLK synchronous mode.

[•] CL is the load capacitor value connected to pins while testing.




(9) Timer Input Timing

 $(AVcc = Vcc = 5.0 V \pm 10\%, AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$

Parameter	Symbol	ool Pin name Condition		Value		Remarks	
Parameter	Syllibol	Filitianie	Condition	Min.	Max.	Offic	IVEIIIai KS
Input pulse width	tтıwн, tтıwL	INO, IN1	_	4 tcp*	_	ns	


*: For top (internal operating clock cycle time), refer to "(3) Clock Timings."



(10) Timer Output Timing

 $(AVcc = Vcc = 5.0 V \pm 10\%, AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$

Parameter	Symbol	nbol Pin name Condition Value		Value Value		Unit	Remarks
Parameter	Symbol	1 III IIailie	Condition	Min.	Max.	Offic	ixcilial K3
$CLK \uparrow \to T_{OUT}$ transition time	tто	OUT0 to OUT3, PPG0, PPG1	_	30	_	ns	



5. A/D Converter Electrical Characteristics

 $(AVcc = Vcc = 5.0 \text{ V} \pm 10\%, \text{ AVss} = Vss = 0.0 \text{ V}, 3.0 \text{ V} \le \text{ AVRH} - \text{AVRL}, \text{ T}_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Doromotor	Symbol	Pin name	Condition		Value		Unit
Parameter	Symbol	Pin name	Condition	Min.	Тур.	Max.	Unit
Resolution	_	_		_	8/10		bit
Total error	_	_		_	_	±5.0	LSB
Non-linear error	_	_		_	_	±2.5	LSB
Differential linearity error	_	_	_	_	_	±1.9	LSB
Zero transition voltage	Vот	AN0 to AN7		AVss -3.5 LSB	+0.5 LSB	AVss +4.5 LSB	mV
Full-scale transition voltage	VFST	AN0 to AN7		AVRH -6.5LSB	AVRH -1.5 LSB	AVRH +1.5 LSB	mV
Conversion time	_	_	$V_{CC} = 5.0 \text{ V} \pm 10\%$ at machine clock of 16 MHz	176 tcp*	_	_	ns
Sampling period	_	_	$Vcc = 5.0 V \pm 10\%$ at machine clock of 16 MHz	_	64 tcp*	_	ns
Analog port input current	Iain	AN0 to AN7		_	_	10	μА
Analog input voltage	Vain	AN0 to AN7		AVRL	_	AVRH	V
Reference	_	AVRH	_	AVRL + 2.7	_	AVcc	V
voltage	_	AVRL		0	_	AVRH -2.7	V
	IA	AVcc		_	5	_	mA
Power supply current	Іан	AVcc	Supply current when CPU stopped and 8/10-bit A/D converter not in operation (Vcc = AVcc = AVRH = 5.0 V)	_	_	5	μА
	I R	AVRH	_	_	400	_	μΑ
Reference voltage supply current	IrH	AVRH	Supply current when CPU stopped and 8/10-bit A/D converter not in operation (Vcc = AVcc = AVRH = 5.0 V)	_	_	5	μΑ
Offset between channels	_	AN0 to AN7	_	_	_	4	LSB

^{*:} For to (internal operating clock cycle time), refer to (3) Clock Timings."


6. A/D Converter Glossary

Resolution: Analog changes that are identifiable with the A/D converter

Linearity error: The deviation of the straight line connecting the zero transition point ("00 0000 0000" ↔ "00 0000 0000") with the full-scale transition point ("11 1111 1110" ↔ "11 1111 1111") from actual conversion characteristics


Differential linearity error: The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value

Total error: The total error is defined as a difference between the actual value and the theoretical value, which includes zero-transition error/full-scale transition error and linearity error.



(Continued)

(Continued)




7. Notes on Using A/D Converter

The impedance value of about 5 k Ω or lower for the external circuit of analog input are recommended.

When capacitors are connected to external pins, the capacitance of several thousand times the internal capacitor value is recommended to minimized the effect of voltage distribution between the external capacitor and internal capacitor.

When the output impedance of the external circuit is too high, the sampling period for analog voltages may not be sufficient (sampling period = $4.00 \, \mu s$ @machine clock of 16 MHz).



• Error

The smaller the | AVRH – AVRL |, the greater the error would become relatively.


8. D/A Converter Electrical Characteristics


(AVcc = Vcc = DVcc = $5.0 \text{ V} \pm 10\%$, AVss = Vss = DVss = 0.0 V, T_A = -40° C to $+85^{\circ}$ C)


Davamatav	Cumbal	Pin name		Value		Unit	Remarks
Parameter	Symbol	Pin name	Min.	Тур.	Max.	Unit	Remarks
Resolution	_	_	_	8	_	bit	
Differential linearity error	_	_	_	_	±0.9	LSB	
Absolute accuracy	_	_	_	_	±1.2	%	
Linearity error	_	_	_	_	±1.5	LSB	
Conversion time	_	_	_	10	20	μs	Load capacitance: 20 pF
Analog reference voltage	_	DVcc	Vss + 3.0	_	AVcc	V	
Reference voltage	I _{DVR}	DVcc	_	_	300	μΑ	
supply current	IDVRS	DVcc	_	_	10	μΑ	In sleep mode
Analog output impedance	_	_	_	20	_	kΩ	

■ EXAMPLE CHARACTERISTICS


(1) Power Supply Current (MB90523)









(2) Power Supply Current (MB90F523)







■ INSTRUCTIONS (340 INSTRUCTIONS)

Table 1 Description of items in instruction list

Item	Description
Mnemonic	English upper case and symbol: Described directly in assembler code. English lower case: Converted in assembler code. Number of letters after English lower case: Describes bit width in code.
#	Describes number of bytes.
~	Describes number of cycles. m: For branch operation n: For non-branch operation For other letters in other items, refer to table 4.
RG	Describes the number of times the register is accessed during instruction execution. Used to calculate a corrective value for CPU intermittent operation.
В	Describes correction value for calculating number of actual cycles (refer to table 5). Number of actual cycles is calculated by adding values in the ~section and section B.
Operation	Describes operation of instructions.
LH	Describes a special operation to the upper 8-bit of the lower 16-bit of the accumulator. Z: Transfer 0. X: Sign-extend and transfer. -: No transmission
АН	Describes a special operation to the upper 16-bit of the accumulator. * : Transmit from AL to AH. — : No transfer. Z : Transfer 00н to AH. X : Sign-extend AL and transfer 00н or FFн to AH.
I	Describe status of I (interrupt enable), S (stack), T (sticky bit), N (negative), Z (zero),
S	V (overflow), and C (carry) flags. * : Changes after execution of instruction.
Т	-: No changes.
N	S: Set after execution of instruction. R: Reset after execution of instruction.
Z	
V	
С	
RMW	Describes whether or not the instruction is a read-modify-write type (a data is read out from memory etc. in single cycle, and the result is written into memory etc.). * : Read-modify-write instruction - : Not read-modify-write instruction Note: Not used to addresses having different functions for reading and writing operations.

Number of execution cycles

The number of cycles required for instruction execution is acquired by adding the number of cycles for each instruction, a corrective value depending on the condition, and the number of cycles required for program fetch. Whenever the instruction being executed exceeds the two-byte (word) boundary, a program on an internal ROM connected to a 16-bit bus is fetched. If data access is interfered with, therefore, the number of execution cycles is increased.

For each byte of the instruction being executed, a program on a memory connected to an 8-bit external data bus is fetched. If data access in interfered with, therefore, the number of execution cycles is increased. When a general-purpose register, an internal ROM, an internal RAM, an internal I/O device, or an external bus is accessed during intermittent CPU operation, the CPU clock is suspended by the number of cycles specified by the CG1/0 bit of the low-power consumption mode control register. When determining the number

of cycles required for instruction execution during intermittent CPU operation, therefore, add the value of the number of times access is done \times the number of cycles suspended as the corrective value to the number of ordinary execution cycles.

Table 2 Description of Symbols in Instruction Table

Item	Description
A	32-bit accumlator The bit length is dependent on the instructions to be used. Byte: Lower 8-bit of AL Word:16-bit of AL Long: AL: 32-bit of AH
AH AL	Upper 16-bit of A Lower 16-bit of A
SP	Stack pointer (USP or SSP)
PC	Program counter
PCB	Program bank register
DTB	Data bank register
ADB	Additional data bank register
SSB	System stack bank register
USB	User stack bank register
SPB	Current stack bank register (SSB or USB)
DPR	Direct page register
brg1	DTB, ADB, SSB, USB, DPR, PCB, SPB
brg2	DTB, ADB, SSB, USB, DPR, SPB
Ri	R0, R1, R2, R3, R4, R5, R6, R7
RWi	RW0, RW1, RW2, RW3, RW4, RW5, RW6, RW7
RWj	RW0, RW1, RW2, RW3
RLi	RL0, RL1, RL2, RL3
dir	Specify shortened direct address.
addr16 addr24 ad24 0 to 15 ad24 16 to 23	Specify direct address. Specify physical direct address. bit0 to bit15 of addr24 bit16 to bit 23 of addr24
io	I/O area (000000н to 0000FFн)
#imm4 #imm8 #imm16 #imm32 ext (imm8)	4-bit immediate data 8-bit immediate data 16-bit immediate data 32-bit immediate data 16-bit data calculated by sign-extending an 8-bit immediate data
disp8 disp16	8-bit displacement 16-bit displacement
bp	Bit offset value

(Continued)

(Continued)

Item	Description
vct4 vct8	Vector number (0 to 15) Vector number (0 to 255)
()b	Bit address
rel	Specify PC relative branch.
ear eam	Specify effective address (code 00 to 07). Specify effective address (code 08 to 1F).
rlst	Register allocation

Table 3 Effective Address Field

Code	Symbol		Address type	Number of bytes in address extension block		
00 01 02 03 04 05 06 07	R0 RW R1 RW R2 RW R3 RW R4 RW R5 RW R6 RW R7 RW	(RL0) RL1 (RL1) (RL2) (RL2) RL3	Register direct ea corresponds to byte, word, and long word from left respectively.	_		
08 09 0A 0B	@RW0 @RW1 @RW2 @RW3		@RW1 @RW2		Register indirect	0
0C 0D 0E 0F	@RW0 + @RW1 + @RW2 + @RW3 +		Register indirect with post increment	0		
10 11 12 13 14 15 16 17	@RW0 + disp8 @RW1 + disp8 @RW2 + disp8 @RW3 + disp8 @RW4 + disp8 @RW5 + disp8 @RW6 + disp8		Register indirect with 8-bit displacement	1		
18 19 1A 1B	@RW0 + disp16 @RW1 + disp16 @RW2 + disp16 @RW3 + disp16		Register indirect with 16-bit displacement	2		
1C 1D 1E 1F	@RW0 + RW7 @RW1 + RW7 @PC + disp16 addr16		Register indirect with index Register indirect with index PC indirect with 16-bit displacement Direct address	0 0 2 2		

Note: Number of bytes for address extension corresponds to "+" in the # (number of bytes) the number of bytes in detailed instruction rules part in the instruction table.

Table 4 Number of Execution Cycles for Effective Address in Addressing Modes

		(a)	Number of register accesses for addressing
Code	Operand	Number of execution cycles for addressing modes	accesses for addressing modes
00 to 07	Ri RWi RLi	Listed in instruction table	Listed in instruction table
08 to 0B	@RWj	2	1
0C to 0F	@RWj +	4	2
10 to 17	@RWi + disp8	2	1
18 to 1B	@RWj + disp16	2	1
1C 1D 1E 1F	@RW0 + RW7 @RW1 + RW7 @PC + disp16 addr16	4 4 2 1	2 2 0 0

Note: (a) is used for ~ (number of cycles) and B (correction value) detailed instruction rules in instruction table.

Table 5 Correction Value for Number of Cycles for Calculating Actual Number of Cycles

Operand	(b) byte		(c) word		(d) long	
	Number of cycles	Number of access	Number of cycles	Number of access	Number of cycles	Number of access
Internal register	+0	1	+0	1	+0	2
Internal memory even address Internal memory odd address	+0 +0	1 1	+0 +2	1 2	+0 +4	2 4
External data bus 16-bit even address External data bus 16-bit odd address	+1 +1	1	+1 +4	1 2	+2 +8	2 4
External data bus 8-bit	+1	1	+4	2	+8	4

Notes: • (b), (c), (d) is used for ~ (number of cycles) and B (correction value) in instruction table.

 When the external bus is used, cycles for wait insertion for the ready input and automatic ready operation must be added.

Table 6 Correction Value for Number of Cycles for Calculating Number of Program Fetch Cycles

Instruction	Byte boundary	Word boundary
Internal memory	_	+2
External data bus 16-bit	_	+3
External data bus 8-bit	+3	_

Notes: • When the external bus is used, cycles for wait insertion for the ready input and automatic ready operation must be added.

• Because execution of instruction is not delayed for all program fetch operations, use this value to calculate the worst case.

Table 7 Transmission Instruction (Byte) [41 Instructions]

I	Mnemonic	#	~	RG	В	Operation	LH	АН	I	s	Т	N	Z	٧	С	RMW
MOV	A, dir	2	3	0	(b)	byte (A) \leftarrow (dir)	Z	*	_	_	_	*	*	_	_	_
MOV	A, addr16	3	4	0	(b)	byte (A) ← (addr16)	Ζ	*	_	_	_	*	*	_	_	_
MOV	A, Ri	1	2	1	0	byte (A) \leftarrow (Ri)	Ζ	*	_	_	_	*	*	_	_	_
MOV	A, ear	2	2	1	0	byte (A) ← (ear)	Ζ	*	_	_	_	*	*	_	_	_
MOV	A, eam	2 +	3 + (a)	0	(b)	byte (A) ← (eam)	Ζ	*	_	_	_	*	*	_	_	_
MOV	A, io	2	3 ′	0	(b)	byte $(A) \leftarrow (io)$	Ζ	*	_	_	_	*	*	_	_	_
MOV	A, #imm8	2	2	0	`o´	byte (A) ← imm8	Ζ	*	_	_	_	*	*	_	_	_
MOV	A, @A	2	3	0	(b)	byte $(A) \leftarrow ((A))$	Ζ	_	_	_	_	*	*	_	_	_
MOV	A, @RLi + disp8	3	10	2	(b)	byte (A) \leftarrow ((RLi) + disp8)	Ζ	*	_	_	_	*	*	_	_	_
	A, #imm4	1	1	0	O'	byte (A) ← imm4	Z	*	_	_	_	R	*	_	_	-
MOVX	A, dir	2	3	0	(b)	byte (A) \leftarrow (dir)	Χ	*	_	_	_	*	*	_	_	_
MOVX	A, addr16	3	4	0	(b)	byte (A) ← (addr16)	Χ	*	_	_	_	*	*	_	_	_
MOVX		2	2	1	`O´	byte $(A) \leftarrow (Ri)$	Χ	*	_	_	_	*	*	_	_	_
MOVX		2	2	1	0	byte (A) ← (ear)	Χ	*	_	_	_	*	*	_	_	_
	A, eam	2+	3 + (a)	0	(b)	byte (A) ← (eam)	Χ	*	_	_	_	*	*	_	_	_
MOVX		2	3 ′	0	(b)	byte $(A) \leftarrow (io)$	Χ	*	_	_	_	*	*	_	_	_
	A, #imm8	2	2	0	`o´	byte (A) ← imm8	Χ	*	_	_	_	*	*	_	_	_
	A, @A	2	3	0	(b)	byte $(A) \leftarrow ((A))$	Χ	_	_	_	_	*	*	_	_	_
	A, @RWi + disp8	2	5	1	(b)	byte (A) \leftarrow ((RWi) + disp8)	Χ	*	_	_	_	*	*	_	_	_
	A, @RLi + disp8	3	10	2	(b)	byte $(A) \leftarrow ((RLi) + disp8)$	Χ	*	-	_	_	*	*	_	-	_
MOV	dir, A	2	3	0	(b)	byte (dir) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOV	addr16, A	3	4	0	(b)	byte (addr16) ← (A)	_	_	_	_	_	*	*	_	_	_
MOV	Ri, A	1	2	1	`o´	byte $(Ri) \leftarrow (A)$	_	_	_	_	_	*	*	_	_	_
MOV	ear, A	2	2	1	0	byte (ear) ← (A)	_	_	_	_	_	*	*	_	_	_
MOV	eam, A	2 +	3 + (a)	0	(b)	byte (eam) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOV	io, A	2	3 ′	0	(b)	byte (io) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOV	@RLi + disp8, A	3	10	2	(b)	byte ((RLi) + disp8) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOV	Ri, ear	2	3	2	O´	byte (Ri) ← (ear)	_	_	_	_	_	*	*	_	_	_
MOV	Ri, eam	2+	4 + (a)	1	(b)	byte (Ri) ← (eam)	_	_	_	_	_	*	*	_	_	_
MOV	ear, Ri	2	4	2	0	byte (ear) ← (Ri)	_	_	_	_	_	*	*	_	_	_
MOV	eam, Ri	2 +	5 + (a)	1	(b)	byte (eam) ← (Ri)	_	_	_	_	_	*	*	_	_	_
MOV	Ri, #imm8	2	2	1	0	byte (Ri) ← imm8	_	_	_	_	_	*	*	_	_	_
MOV	io, #imm8	3	5	Ö	(b)	byte (io) ← imm8	_	_	_	_	_	_	_	_	_	_
MOV	dir, #imm8	3	5	0	(b)	byte (dir) \leftarrow imm8	_	_	_	_	_	_	_	_	_	_
MOV	ear, #imm8	3	2	1	0	byte (ear) ← imm8	_	_	_	_	_	*	*	_	_	_
MOV	eam, #imm8	3+	4 + (a)	0	(b)	byte (eam) ← imm8	_	_	_	_	_	_	_	_	_	_
MOV	@AL, AH	٠.	(u)	9	(2)	2,13 (3411) (1111110										
/MOV	@A, T	2	3	0	(b)	byte $((A)) \leftarrow (AH)$	_	_	_	_	_	*	*	_	_	-
XCH	A, ear	2	4	2	0	byte (A) \leftrightarrow (ear)	Z	_	_	_	_	_	_	_	_	_
XCH	A, eam	2+	5 + (a)	0		byte (A) \leftrightarrow (eam)	Z Z	_	_	_	_	_	_	_	_	_
XCH	Ri, ear	2	7	4	0	byte (Ri) \leftrightarrow (ear)	_	_	_	_	_	_	_	_	_	_
XCH	Ri, eam	2+	9 + (a)	2	2 × (b)	byte (Ri) \leftrightarrow (eam)	_	_	_	_	_	_	_	_	_	-

Table 8 Transmission Instruction (Word, Long) [38 Instructions]

М	nemonic	#	~	RG	В	Operation	LH	АН	I	S	Т	N	Z	٧	С	RMW
MOVW	A, dir	2	3	0	(c)	word (A) \leftarrow (dir)	_	*	_	-	_	*	*	_	_	_
MOVW	A, addr16	3	4	0	(c)	word (A) \leftarrow (addr16)	_	*	_	-	_	*	*	_	_	_
MOVW	A, SP	1	1	0	0	word (A) \leftarrow (SP)	_	*	_	-	_	*	*	_	_	_
MOVW	A, RWi	1	2	1	0	word (A) \leftarrow (RWi)	_	*	_	-	_	*	*	_	_	_
MOVW	A, ear	2	2	1	0	word (A) \leftarrow (ear)	_	*	_	_	_	*	*	_	_	_
MOVW	A, eam	2+	3 + (a)	0	(c)	word (A) \leftarrow (eam)	_	*	_	-	_	*	*	_	_	_
MOVW	A, io	2	3	0	(c)	word (A) \leftarrow (io)	_		_	-	_	*	*	_	_	_
MOVW	A, @A	2	2	0	(c)	word (A) \leftarrow ((A))	_	*	_	_	_	*	*	_	_	_
MOVW MOVW	A, #imm16 A, @RWi + disp8	3 2	5	0	0	word (A) \leftarrow imm16 word (A) \leftarrow ((RWi) +disp8)	_	*	_		_	*	*	_		_
MOVW		3	10	1	(c)		_	*	_	_	_	*	*	_	_	_
IVIOVVV	A, @RLi + disp8	3	10	2	(c)	word (A) \leftarrow ((RLi) +disp8)	_		_	_	_			_	_	_
MOVW	dir, A	2	3	0	(c)	word (dir) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVW	addr16, A	3	4	0	(c)	word (addr16) \leftarrow (A)	_	_	_	-	_			_	-	_
MOVW	SP, A	1	1	0	0	word (SP) \leftarrow (A)	_	_	_	-	_	*	*	_	-	_
MOVW	RWi, A	1	2	1	0	word (RWi) \leftarrow (A)	_	_	_	-	_	*	*	_	_	_
MOVW	ear, A	2	2	1	0	word (ear) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVW	eam, A	2+	3 + (a)	0	(c)	word (eam) \leftarrow (A)	_	_	_	-	_	*	*	_	_	_
MOVW	io, A	2	3	0	(c)	word (io) \leftarrow (A)	_	_	_	-	_	*	*	_	-	_
MOVW	@RWi + disp8, A	2	5	1	(c)	word ((RWi) +disp8) \leftarrow (A)	_	_	_	-	_	*	*	_	_	_
MOVW	@RLi + disp8, A	3	10	2	(c)	word ((RLi) +disp8) \leftarrow (A)	_	_	_	-	_	*	*	_	_	_
MOVW	RWi, ear	2	3	2	0	word (RWi) \leftarrow (ear)	_	_	_	-	_	*	*	_	-	_
MOVW	RWi, eam	2+	4 + (a)	1	(c)	word (RWi) \leftarrow (eam)	_	_	_	-	_	*	*	_	_	_
MOVW	ear, RWi	2	4	2	0	word (ear) ← (RWi)	_	_	_	-	_	*	*	_	_	_
MOVW	eam, RWi	2+	5 + (a)	1	(c)	word (eam) \leftarrow (RWi)	_	_	_	-	_	*	*	_	-	_
MOVW	RWi, #imm16	3	2	1	0	word (RWi) \leftarrow imm16	_	_	_	-	_	^	•	_	_	_
MOVW	io, #imm16	4	5	0	(c)	word (io) \leftarrow imm16	_	_	_	-	_	*	*	_	-	_
MOVW	ear, #imm16	4	2	1	0	word (ear) ← imm16	-	_	_	-	_	^	•	_	_	_
MOVW	eam, #imm16	4 +	4 + (a)	0	(c)	word (eam) ← imm16	-	_	_	_	_	_	_	_	_	_
MOVW	@AL, AH															
/MOVW	@A, T	2	3	0	(c)	word $((A)) \leftarrow (AH)$	_	_	_	_	_	*	*	_	_	_
XCHW	A, ear	2	4	2	0	word (A) \leftrightarrow (ear)	_	_	_	_	_	_	_	_	_	_
XCHW	A, eam	2+	5 + (a)	0	2×(c)	word (A) \leftrightarrow (ear)	_	_	_	_	_	_	_	_	_	_
XCHW	RWi, ear	2	7	4	0	word (RWi) \leftrightarrow (ear)	_	_	_	_	_	_	_	_	_	_
XCHW	RWi, eam	2+	9 + (a)	2	2×(c)	word (RWi) \leftrightarrow (ear)	_	_	_	_	_	_	_	_	_	_
MOVL	A, ear	2	4	2	0	long (A) ← (ear)	_	_	_	_	_	*	*	_	_	_
MOVL	A, eam	2+	5 + (a)	0	(d)	$long(A) \leftarrow (eam)$	_	_	_	_	_	*	*	_	_	_
MOVL	A, #imm32	5	3	Ö	0	long (A) \leftarrow imm32	-	_	_	_	_	*	*	_	-	_
MOVL	oar A	2	4	2	0	long (par1) / (A)						*	*			
MOVL	ear, A eam, A	∠ 2+	5 + (a)	0	(d)	long (ear1) \leftarrow (A) long (eam1) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
			J . (A)	Ŭ	(~)	g (ca) . (7.1)										

Table 9 Add/Subtract (Byte, Word, Long) [42 Instructions]

Mnei	monic	#	~	RG	В	Operation	LH	АН	I	S	T	N	Z	٧	С	RMW
ADD	A,#imm8	2	2	0	0	byte (A) \leftarrow (A) +imm8	Z	_	-	_	_	*	*	*	*	_
ADD	A, dir	2	5	0	(b)	byte $(A) \leftarrow (A) + (dir)$	Ζ	_	_	_	_	*	*	*	*	_
ADD	A, ear	2	3	1	0	byte (A) \leftarrow (A) +(ear)	Ζ	_	_	_	_	*	*	*	*	_
ADD	A, eam	2 +	4 + (a)	0	(b)	byte (A) \leftarrow (A) +(eam)	Z	_	-	_	_	*	*	*	*	_
ADD	ear, A	2	3	2	0	byte (ear) \leftarrow (ear) + (A)	_	_	-	_	_	*	*	*	*	-
ADD	eam, A	2+	5 + (a)	0	$2\times$ (b)	byte (eam) \leftarrow (eam) + (A)	Z	_	-	_	_	*	*	*	*	
ADDC	Α	1	2	0	0	byte (A) \leftarrow (AH) + (AL) + (C)	Z	_	_	_	_	*	*	*	*	_
ADDC	A, ear	2	3	1	0	byte (A) \leftarrow (A) $+$ (ear) $+$ (C)	Z		_	_	_	*	*	*	*	_
ADDC	A, eam	2+	4 + (a)	0	(b)	byte (A) \leftarrow (A) + (eam) + (C)	Z Z	_	_	_	_	*	*	*	*	_
ADDDC SUB		1 2	3 2	0	0	byte (A) \leftarrow (AH) + (AL) + (C) (decimal)	Z	_	_	_	_	*	*	*	*	_
SUB	A, #imm8 A, dir	2	5	0	_	byte (A) \leftarrow (A) – imm8 byte (A) \leftarrow (A) – (dir)	Z	_	_		_	*	*	*	*	_
SUB	A, uii A, ear	2	3	1	(b) 0	byte (A) \leftarrow (A) – (air)	Z		_	_	_	*	*	*	*	_
SUB	A, ean	2+	4 + (a)	0	(b)	byte (A) \leftarrow (A) – (ean)	Z		_	_		*	*	*	*	
SUB	ear, A	2	3	2	0	byte (A) \leftarrow (A) $-$ (ear) $-$ (A)	_			_		*	*	*	*	_
SUB	eam, A	2+	5 + (a)	0	2×(b)	byte (ear) \leftarrow (ear) – (A)	_			_		*	*	*	*	*
SUBC	A	1	2	0	0	byte (A) \leftarrow (AH) – (AL) – (C)	Z	_	_	_	_	*	*	*	*	_
SUBC	A, ear	2	3	1	Ö	byte (A) \leftarrow (A) $-$ (ear) $-$ (C)	Z	_	_	_	_	*	*	*	*	_
SUBC	A, eam	2+	4 + (a)	Ö	(b)	byte (A) \leftarrow (A) $-$ (ear) $-$ (C)	Z	_	_	_	_	*	*	*	*	_
SUBDC		1	3	0	0	byte (A) \leftarrow (AH) $-$ (AL) $-$ (C) (decimal)	Z	_	_	_	_	*	*	*	*	_
ADDW	Α	1	2	0	0	word (A) \leftarrow (AH) + (AL)	_	_	_	_	_	*	*	*	*	_
ADDW	A, ear	2	3	1	0	word $(A) \leftarrow (A) + (ear)$	_	_	_	_	_	*	*	*	*	_
ADDW	A, eam	2 +	4 + (a)	0	(c)	word $(A) \leftarrow (A) + (eam)$	_	_	_	_	_	*	*	*	*	_
ADDW	A, #imm16	3	2	0	0	word (A) \leftarrow (A) + imm16	_	_	_	_	_	*	*	*	*	_
ADDW	ear, A	2	3	2	0	word (ear) \leftarrow (ear) + (A)	_	_	_	_	_	*	*	*	*	_
ADDW	eam, A	2 +	5 + (a)	0	$2\times$ (c)	word (eam) \leftarrow (eam) + (A)	_	_	_	_	_	*	*	*	*	*
ADDCW	A, ear	2	3	1	0	word (A) \leftarrow (A) + (ear) + (C)	_	_	_	_	_	*	*	*	*	_
ADDCW	A, eam	2 +	4 + (a)	0	(c)	word (A) \leftarrow (A) + (eam) + (C)	_	_	-	_	_	*	*	*	*	_
SUBW	Α	1	2	0	0	word (A) \leftarrow (AH) $-$ (AL)	_	_	-	_	_	*	*	*	*	_
SUBW	A, ear	2	3	1	0	word $(A) \leftarrow (A) - (ear)$	_	_	-	_	_	*	*	*	*	_
SUBW	A, eam	2+	4 + (a)	0	(c)	word (A) \leftarrow (A) $-$ (eam)	_	_	-	_	_	*	*	*	*	_
SUBW	A, #imm16	3	2	0	0	word $(A) \leftarrow (A) - imm16$	_	_	-	_	_	*	*	*	*	_
SUBW	ear, A	2	3	2	0	word (ear) \leftarrow (ear) $-$ (A)	_	_	-	_	_	*	*	*	*	<u> </u>
SUBW	eam, A	2+	5 + (a)	0	$2\times$ (c)	word (eam) \leftarrow (eam) $-$ (A)	_	_	-	_	_	*	*	*	*	
SUBCW		2	3	1	0	word (A) \leftarrow (A) $-$ (ear) $-$ (C)	_	_	_	_	_	*	*	*	*	_
SUBCW	A, eam	2+	4 + (a)	0	(c)	word (A) \leftarrow (A) $-$ (eam) $-$ (C)	_	_	ı	_	_	*	*	~	^	_
ADDL	A, ear	2	_ 6	2	0	$long (A) \leftarrow (A) + (ear)$	_	_	_	-	_	*	*	*	*	_
ADDL	A, eam	2+	7 + (a)	0	(d)	long (A) \leftarrow (A) + (eam)	-	_	-	_	_	*	*	*	*	-
ADDL	A, #imm32	5	4	0	0	long (A) \leftarrow (A) + imm32	_	_	_	_	_	*	*	*	*	_
SUBL	A, ear	2	6	2	0	long (A) \leftarrow (A) $-$ (ear)	_	_	-	_	_	*	*	*	*	_
SUBL	A, eam	2+	7 + (a)	0	(d)	long (A) \leftarrow (A) $-$ (eam)	_	_	_	_	_	*	*	*	*	_
SUBL	A, #imm32	5	4	0	0	long (A) \leftarrow (A) $-$ imm32	_	_	_	_	_	Î	^	Î	^	_

Table 10 Increment/Decrement (Byte, Word, Long) [12 Instructions]

Mn	emonic	#	~	RG	В	Operation	LH	АН	I	S	Т	N	Z	٧	С	RMW
INC INC	ear eam	2 2 +	2 5 + (a)	2	0 2×(b)	byte (ear) \leftarrow (ear) +1 byte (eam) \leftarrow (eam) +1	_	_	_	_	_	*	*	*		*
DEC DEC	ear eam	2 2 +	3 5 + (a)	2	0 2×(b)	byte (ear) \leftarrow (ear) -1 byte (eam) \leftarrow (eam) -1	_ _	_ _	_	_ _	_ _	*	*	*	-	_ *
INCW INCW	ear eam	2 2 +	3 5 + (a)	2	0 2×(c)	word (ear) \leftarrow (ear) +1 word (eam) \leftarrow (eam) +1	_	_	_	_	_	*	*	*		*
DECW DECW	ear eam	2 2 +	3 5 + (a)	2	0 2×(c)	word (ear) \leftarrow (ear) -1 word (eam) \leftarrow (eam) -1	_ _	_ _	_	_	_ _	*	*	*	-	_ *
INCL INCL	ear eam	2 2 +	7 9 + (a)	4 0	0 2×(d)	long (ear) ← (ear) +1 long (eam) ← (eam) +1		_	1 1	1 1	_	*	*	*	1 1	*
DECL DECL	ear eam	2 2 +	7 9 + (a)	4 0	0 2×(d)	long (ear) ← (ear) -1 long (eam) ← (eam) -1	_ _	_ _	_ _	_ _	_ _	*	*	*		<u> </u>

Note: For (a) to (d), refer to "Table 4 Number of Execution Cycles for Effective Address in Addressing Modes" and "Table 5 Correction Values for Number of Cycles for Calculating Actual Number of Cycles."

Table 11 Compare (Byte, Word, Long) [11 Instructions]

Mne	emonic	#	~	RG	В	Operation	LH	АН	I	S	Т	N	Z	٧	С	RMW
CMP	Α	1	1	0	0	byte (AH) – (AL)	_	_	_	_	_	*	*	*	*	_
CMP	A, ear	2	2	1	0	byte (A) – (ear)	_	_	_	_	_	*	*	*	*	_
CMP	A, eam	2 +	3 + (a)	0	(b)	byte (A) – (eam)	_	_	_	_	_	*	*	*	*	_
CMP	A, #imm8	2	2	0	0	byte (A) – imm8	_	_	_	_	_	*	*	*	*	-
CMPW	Α	1	1	0	0	word (AH) – (AL)	_	-	1	_	_	*	*	*	*	_
CMPW	A, ear	2	2	1	0	word (A) – (ear)	_	_	_	_	_	*	*	*	*	_
CMPW	A, eam	2 +	3 + (a)	0	(c)	word (A) - (eam)	_	_	_	_	_	*	*	*	*	_
CMPW	A, #imm16	3	2	0	0	word (A) – imm16	_	_	_	_	_	*	*	*	*	-
CMPL	A, ear	2	6	2	0	word (A) – (ear)	_	-	1	_	_	*	*	*	*	_
CMPL	A, eam	2 +	7 + (a)	0	(d)	word (A) – (eam)	_	_	_	_	_	*	*	*	*	_
CMPL	A, #imm32	5	3 ′	0	Ò	word (A) – imm32	_	_	_	_	_	*	*	*	*	_

Table 12 Unsigned Multiply/Division (Word, Long) [11 Instructions]

Mnen	nonic	#	~	RG	В	Operation	LH	АН	ı	S	T	N	Z	٧	С	RMW
DIVU	Α	1	*1	0	0	word (AH) /byte (AL) Quotient → byte (AL)	-	_	-	-	_	_	_	*	*	-
DIVU	A, ear	2	*2	1	0	Remainder → byte (AH) word (A)/byte (ear) Quotient → byte (A)	_	ı	-	ı	ı	ı	ı	*	*	-
DIVU	A, eam	2+	*3	0	*6	Remainder → byte (ear) word (A)/byte (eam) Quotient → byte (A)	_	-	-	-	-	-	-	*	*	_
DIVUW	A, ear	2	*4	1	0	Remainder → byte (eam) long (A)/word (ear) Quotient → word (A)	_	ı	-	ı	ı	-	ı	*	*	_
DIVUW	A, eam	2+	*5	0	*7	Remainder → word (ear) long (A)/word (eam) Quotient → word (A) Remainder → word (eam)	_	1	-	1	1	1	1	*	*	_
MULU	Α	1	*8	0	0	byte (AH) *byte (AL) → word (A)	_	_	_	_	_	-	_	-	_	_
MULU	A, ear	2	*9	1	0	byte (A) *byte (ear) \rightarrow word (A)	_	_	_	_	_	_	_	_	_	-
MULU	A, eam	2+	*10	0	(b)	byte (A) *byte (eam) \rightarrow word (A)	_	_	-	_	_	_	_	_	-	-
MULUW		1	*11	0	0	word (AH) *word (AL) \rightarrow long (A)	_	_	-	_	_	_	_	_	-	_
MULUW MULUW		2 2 +	*12 *13	0	(c)	word (A) *word (ear) \rightarrow long (A) word (A) *word (eam) \rightarrow long (A)	_	-	_	-	-	_	-	-	_	_

^{*1:} Set to 3 when the division-by-0, 7 for an overflow, and 15 for normal operation.

^{*2:} Set to 4 when the division-by-0, 8 for an overflow, and 16 for normal operation.

^{*3:} Set to 6 + (a) when the division-by-0, 9 + (a) for an overflow, and 19 + (a) for normal operation.

^{*4:} Set to 4 when the division-by-0, 7 for an overflow, and 22 for normal operation.

^{*5:} Set to 6 + (a) when the division-by-0, 8 + (a) for an overflow, and 26 + (a) for normal operation.

^{*6:} When the division-by-0, (b) for an overflow, and $2 \times (b)$ for normal operation.

^{*7:} When the division-by-0, (c) for an overflow, and $2 \times$ (c) for normal operation.

^{*8:} Set to 3 when byte (AH) is zero, 7 when byte (AH) is not zero.

^{*9:} Set to 4 when byte (ear) is zero, 8 when byte (ear) is not zero.

^{*10:} Set to 5 + (a) when byte (eam) is zero, 9 + (a) when byte (eam) is not zero.

^{*11:} Set to 3 when word (AH) is zero, 11 when word (AH) is not zero.

^{*12:} Set to 4 when word (ear) is zero, 12 when word (ear) is not zero.

^{*13:} Set to 5 + (a) when word (eam) is zero, 13 + (a) when word (eam) is not zero.

Гablе	13	Sig	ned	Multipli	icatio	on/D	ivis	ion (Word	, Lo	ong)	[11	Ins	truc	tior	าร]	
													_	_			Г

Mnen	nonic	#	~	RG	В	Operation	LH	АН	I	S	T	N	Z	٧	С	RMW
DIV	Α	2	*1	0	0	word (AH) /byte (AL) Quotient → byte (AL)	Z	-	_	-	-	_	-	*	*	_
DIV	A, ear	2	*2	1	0	Remainder → byte (AH) word (A)/byte (ear) Quotient → byte (A)	Z	_	-	ı	_	-	ı	*	*	_
DIV	A, eam	2+	*3	0	*6	Remainder → byte (ear) word (A)/byte (eam) Quotient → byte (A)	Z	_	-	ı	_	-	ı	*	*	-
DIVW	A, ear	2	*4	1	0	Remainder → byte (eam) long (A)/word (ear) Quotient → word (A)	_	_	-	ı	_	-	ı	*	*	_
DIVW	A, eam	2+	*5	0	*7	Remainder → word (ear) long (A)/word (eam) Quotient → word (A) Remainder → word (eam)	_	_	-	ı	_	-	I	*	*	-
MULU	Α	2	*8	0	0	byte (AH) *byte (AL) → word (A)	_	_	-	_	_	-	_	-	_	_
MULU	A, ear	2	*9	1	0	byte (A) *byte (ear) \rightarrow word (A)	_	_	_	_	_	_	_	_	_	-
MULU	A, eam	2+	*10	0	(b)	byte (A) *byte (eam) \rightarrow word (A)	-	_	_	_	_	_	-	_	-	-
MULUW		2	*11	0	0	word (AH) *word (AL) \rightarrow long (A)	-	_	_	_	_	_	_	_	-	_
MULUW MULUW	,	2 2 +	*12 *13	0	(c)	word (A) *word (ear) \rightarrow long (A) word (A) *word (eam) \rightarrow long (A)	_	_	_	-	_	_	-	_	_	_

- *1: Set to 3 when the division-by-0, 8 or 18 for an overflow, and 18 for normal operation.
- *2: Set to 3 when the division-by-0, 10 or 21 for an overflow, and 22 for normal operation.
- *3: Set to 4 + (a) when the division-by-0, 11 + (a) or 22 + (a) for an overflow, and 23 + (a) for normal operation.
- *4: Positive dividend: Set to 4 when the division-by-0, 10 or 29 for an overflow, and 30 for normal operation. Negative dividend: Set to 4 when the division-by-0, 11 or 30 for an overflow and 31 for normal operation.
- *5: Positive dividend: Set to 4 + (a) when the division-by-0, 11 + (a) or 30 + (a) for an overflow, and 31 + (a) for normal operation.

Negative dividend: Set to 4 + (a) when the division-by-0, 12 + (a) or 31 + (a) for an overflow, and 32 + (a) for normal operation.

- *6: When the division-by-0, (b) for an overflow, and $2 \times$ (b) for normal operation.
- *7: When the division-by-0, (c) for an overflow, and $2 \times$ (c) for normal operation.
- *8: Set to 3 when byte (AH) is zero, 12 when the result is positive, and 13 when the result is negative.
- *9: Set to 3 when byte (ear) is zero, 12 when the result is positive, and 13 when the result is negative.
- *10: Set to 4+(a) when byte (eam) is zero, 13+(a) when the result is positive, and 14+(a) when the result is negative.
- *11: Set to 3 when word (AH) is zero, 12 when the result is positive, and 13 when the result is negative.
- *12: Set to 3 when word (ear) is zero, 16 when the result is positive, and 19 when the result is negative.
- *13: Set to 4 + (a) when word (eam) is zero, 17 + (a) when the result is positive, and 20 + (a) when the result is negative.

Notes: • When overflow occurs during DIV or DIVW instruction execution, the number of execution cycles takes two values because of detection before and after an operation.

- When overflow occurs during DIV or DIVW instruction execution, the contents of AL are destroyed.
- For (a) to (d), refer to "Table 4 Number of Execution Cycles for Effective Address in Addressing Modes" and "Table 5 Correction Values for Number of Cycles for Calculating Actual Number of Cycles."

Table 14 Logic 1 (Byte, Word) [39 Instructions]

Mn	emonic	#	~	RG	В	Operation	LH	АН	ı	S	Т	N	Z	٧	С	RMW
AND AND AND AND AND	A, #imm8 A, ear A, eam ear, A eam, A	2 2 2+ 2 2+	2 3 4+(a) 3 5+(a)	0 1 0 2 0	0 0 (b) 0 2×(b)	byte (A) \leftarrow (A) and imm8 byte (A) \leftarrow (A) and (ear) byte (A) \leftarrow (A) and (eam) byte (ear) \leftarrow (ear) and (A) byte (eam) \leftarrow (eam) and (A)	 - - -	1 1 1 1 1	_ _ _ _	_ _ _ _	 	* * * *	* * * * *	RRRRR	_ _ _ _	- - - *
OR OR OR OR OR	A, #imm8 A, ear A, eam ear, A eam, A	2 2 2+ 2 2+	2 3 4+(a) 3 5+(a)	0 1 0 2 0	0 (b) 0 2×(b)	byte (A) \leftarrow (A) or imm8 byte (A) \leftarrow (A) or (ear) byte (A) \leftarrow (A) or (eam) byte (ear) \leftarrow (ear) or (A) byte (eam) \leftarrow (eam) or (A)		1 1 1 1 1	- - - -	_ _ _ _	11111	* * * *	* * * * * *	*****	- - - -	- - - *
XOR XOR XOR XOR XOR NOT NOT	A, #imm8 A, ear A, eam ear, A eam, A A ear eam	2 2 2+ 2 2+ 1 2 2+	2 3 4+(a) 3 5+(a) 2 3 5+(a)	0 1 0 2 0 0 2	0 (b) 0 2×(b) 0 0 2×(b)	byte (A) \leftarrow (A) xor imm8 byte (A) \leftarrow (A) xor (ear) byte (A) \leftarrow (A) xor (eam) byte (ear) \leftarrow (ear) xor (A) byte (eam) \leftarrow (eam) xor (A) byte (A) \leftarrow not (A) byte (ear) \leftarrow not (ear) byte (eam) \leftarrow not (eam)		1111111	- - - - - -			* * * * * * *	* * * * * * * *	$\mathcal{R} \mathcal{R} \mathcal{R} \mathcal{R} \mathcal{R} \mathcal{R} \mathcal{R} \mathcal{R} $		- - - * - *
ANDW ANDW ANDW	A, #imm16 A, ear A, eam	1 3 2 2+ 2 2+	2 2 3 4+(a) 3 5+(a)	0 0 1 0 2	0 0 (c) 0 2×(c)	word (A) \leftarrow (AH) and (A) word (A) \leftarrow (A) and imm16 word (A) \leftarrow (A) and (ear) word (A) \leftarrow (A) and (eam) word (ear) \leftarrow (ear) and (A) word (eam) \leftarrow (eam) and (A)	11111	11111	- - - -	- - - -	111111	* * * * * *	* * * * * *	RRRRRR	- - - -	- - - - - *
ORW ORW ORW ORW ORW	A A, #imm16 A, ear A, eam ear, A eam, A	1 3 2 2+ 2 2+	2 2 3 4+(a) 3 5+(a)	0 0 1 0 2	0 0 (c) 0 2×(c)	word (A) \leftarrow (AH) or (A) word (A) \leftarrow (A) or imm16 word (A) \leftarrow (A) or (ear) word (A) \leftarrow (A) or (eam) word (ear) \leftarrow (ear) or (A) word (eam) \leftarrow (eam) or (A)			- - - - -	_ _ _ _		* * * * * *	* * * * * *	RRRRRR	- - - -	- - - - *
XORW XORW XORW	A, #imm16 A, ear A, eam ear, A eam, A A	1 3 2 2+ 2 2+ 1 2 2+	2 2 3 4+(a) 3 5+(a) 2 3 5+(a)	0 0 1 0 2 0 0 2	0 0 (c) 0 2×(c) 0 0 2×(c)	word (A) \leftarrow (AH) xor (A) word (A) \leftarrow (A) xor imm16 word (A) \leftarrow (A) xor (ear) word (A) \leftarrow (A) xor (eam) word (ear) \leftarrow (ear) xor (A) word (eam) \leftarrow (eam) xor (A) word (A) \leftarrow not (A) word (ear) \leftarrow not (ear) word (eam) \leftarrow not (eam)			- - - - - - -	- - - - - -		* * * * * * *	* * * * * * * *	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	- - - - - - -	- - - * - *

Table 15 Logic 2 (Long) [6 Instructions]

Mn	emonic	#	~	RG	В	Operation	LH	АН	I	S	Т	N	Z	٧	С	RMW
ANDL ANDL	A, ear A, eam	2 2 +	6 7 + (a)	2	0 (d)	long (A) \leftarrow (A) and (ear) long (A) \leftarrow (A) and (eam)	_	_	_	_	_	*	*	R R	_	_
ORL ORL	A, ear A, eam	2 2 +	6 7 + (a)	2	0 (d)	long (A) \leftarrow (A) or (ear) long (A) \leftarrow (A) or (eam)	_	_	_	_	_ _	*	*	R R	_	_
XORL XORL	A, ear A, eam	2 2 +	6 7 + (a)	2	0 (d)	$\begin{array}{l} \text{long (A)} \leftarrow \text{(A) xor (ear)} \\ \text{long (A)} \leftarrow \text{(A) xor (eam)} \end{array}$	_ _	_ _	_ _	_ _	_ _	*	*	R R	_	_

Table 16 Sign Reverse (Byte, Word) [6 Instructions]

Mn	emonic	#	~	RG	В	Operation	LH	АН	I	S	Т	N	Z	٧	С	RMW
NEG	Α	1	2	0	0	byte (A) \leftarrow 0 – (A)	Χ	-	-	-	-	*	*	*	*	-
NEG NEG	ear eam	2 2 +	3 5 + (a)	2	0 2×(b)	byte (ear) \leftarrow 0 – (ear) byte (eam) \leftarrow 0 – (eam)	_ _	-	-	_ _	_	*	*	*	*	_ *
NEGW	Α	1	2	0	0	word (A) \leftarrow 0 – (A)	-	ı	ı	_	-	*	*	*	*	_
NEGW NEGW	ear eam	2 2 +	3 5 + (a)	2	0 2×(c)	word (ear) \leftarrow 0 - (ear) word (eam) \leftarrow 0 - (eam)	_ _	_ _	_ _	_ _	_ _	*	*	*	*	<u> </u>

Table 17 Normalize Instruction (Long) [1 Instruction]

Mnemonic	#	~	RG	В	Operation	LH	АН	I	S	T	N	Z	٧	C	RMW
NRML A, R0	2	*1	1	0	long (A) \leftarrow Shift to where "1" is originally located byte (R0) \leftarrow Number of shifts in the operation	_	_	-	_	_	1	*	_	1	_

^{*1:} Set to 4 when the accumulator is all "0", otherwise set to 6 + (R0).

Table 18 Shift Type Instruction (Byte, Word, Long) [18 Instructions]

Mnem	nonic	#	~	RG	В	Operation	LH	АН	I	S	T	N	Z	٧	С	RMW
RORC A		2	2	0	0	byte (A) \leftarrow With right-rotate carry	_	-	_	1	1	*	*	_	*	_
ROLC A	4	2	2	0	0	byte (A) ← With left-rotate carry	_	-	_	_	_	*	*	_	*	_
RORC e	ear	2	3	2	0	byte (ear) ← With right-rotate carry	_	_	_	_	_	*	*	_	*	_
RORC e	eam	2+	5 + (a)	0	$2\times$ (b)	byte (eam) ← With right-rotate carry	_	_	_	_	_	*	*	_	*	*
ROLC e	ear	2	3	2	0	byte (ear) ← With left-rotate carry	_	_	_	_	_	*	*	_	*	_
ROLC e	eam	2+	5 + (a)	0	$2\times$ (b)	byte (eam) ← With left-rotate carry	_	-	-	-	_	*	*	-	*	*
ASR A	A, R0	2	*1	1	0	byte (A) ← Arithmetic right barrel shift (A, R0)	_	_	_	_	*	*	*	_	*	_
LSR A	A, R0	2	*1	1	0	byte (A) ← Logical right barrel shift (A, R0)	_	_	_	_	*	*	*	_	*	_
LSL A	A, R0	2	*1	1	0	byte (A) \leftarrow Logical left barrel shift (A, R0)	_	-	_	_	_	*	*	_	*	_
ASRW A	4	1	2	0	0	word (A) ← Arithmetic right shift (A, 1 bit)	_	_	_	_	*	*	*	_	*	_
LSRW A	VSHRW A	1	2	0	0	word (A) ← Logical right shift (A, 1 bit)	_	_	_	_	*	R	*	_	*	_
LSLW A	VSHLW A	1	2	0	0	word (A) ← Logical left shift (A, 1 bit)	_	-	-	_	_	*	*	-	*	-
ASRW A	A, R0	2	*1	1	0	word (A) ← Arithmetic right barrel shift (A, R0)	_	_	_	_	*	*	*	_	*	_
LSRW A	A, R0	2	*1	1	0	word (A) ← Logical right barrel shift (A, R0)	_	_	_	_	*	*	*	_	*	_
LSLW A	A, R0	2	*1	1	0	word (A) ← Logical left barrel shift (A, R0)	_	-	_	_	_	*	*	_	*	-
	A, R0	2	*2	1	0	$long (A) \leftarrow Arithmetic \ right \ barrel \ shift \ (A, \ R0)$	_	_	_	-	*	*	*	_	*	_
LSRL A	A, R0	2	*2	1	0	long (A) ← Logical right barrel shift (A, R0)	_	_	_	_	*	*	*	_	*	_
LSLL A	A, R0	2	*2	1	0	long (A) ← Logical left barrel shift (A, R0)	_	-	_	_	_	*	*	_	*	_

^{*1:} Set to 6 when R0 is 0, otherwise 5 + (R0).

^{*2:} Set to 6 when R0 is 0, otherwise 6 + (R0).

Table 19 Branch 1 [31 Instructions]

Mne	monic	#	~	RG	В	Operation	LH	АН	I	S	T	N	Z	٧	С	RMW
BZ/BEQ		2	*1	0	0	Branch if (Z) = 1	_	_	_	_	_	_	-	_	_	_
BNZ/BNE		2	*1	0	0	Branch if $(Z) = 0$	_	_	_	_	_	_	_	_	_	-
BC/BLO	rel	2	*1	0	0	Branch if $(C) = 1$	_	_	_	_	_	_	_	_	_	-
BNC/BHS	rel	2	*1	0	0	Branch if $(C) = 0$	_	_	_	_	_	_	_	_	_	-
BN	rel	2	*1	0	0	Branch if $(N) = 1$	_	_	_	_	_	_	_	_	_	-
BP	rel	2	*1	0	0	Branch if $(N) = 0$	_	_	_	_	_	_	_	_	_	-
BV	rel	2	*1	0	0	Branch if $(V) = 1$	_	_	_	_	_	_	_	_	_	-
BNV	rel	2	*1	0	0	Branch if $(V) = 0$	_	_	_	_	_	_	_	_	_	-
BT	rel	2	*1	0	0	Branch if $(T) = 1$	_	_	_	_	_	_	_	_	_	_
BNT	rel	2	*1	0	0	Branch if $(T) = 0$	_	_	_	_	_	_	_	_	_	_
BLT	rel	2	*1	0	0	Branch if (V) xor $(N) = 1$	_	_	_	_	_	_	_	_	_	_
BGE	rel	2	*1	0	0	Branch if (V) xor $(N) = 0$	_	_	_	_	_	_	_	_	_	_
BLE	rel	2	*1	0	0	Branch if $((V) \text{ xor } (N)) \text{ or } (Z) = 1$	_	_	_	_	_	_	_	_	_	_
BGT	rel	2	*1	0	0	Branch if $((V) xor (N)) or (Z) = 0$	_	_	_	_	_	_	_	_	_	_
BLS	rel	2	*1	0	0	Branch if (C) or $(Z) = 1$	_	_	_	_	_	_	_	_	_	_
BHI	rel	2	*1	0	0	Branch if (C) or $(Z) = 0$	_	_	_	_	_	_	_	_	_	_
BRA	rel	2	*1	0	0	Branch unconditionally	_	_	_	_	_	_	_	_	_	-
JMP	@A	1	2	0	0	word (PC) \leftarrow (A)	_	_	_	_	_	_	_	_	_	_
JMP	addr16	3	3	0	Ö	word (PC) ← addr16	_	_	_	_	_	_	_	_	_	_
JMP	@ear	2	3	1	Ö	word (PC) \leftarrow (ear)	_	_	_	_	_	_	_	_	_	_
JMP	@eam	2+	4 + (a)	Ö	(c)	word (PC) \leftarrow (ean)	_	_	_	_	_	_	_	_	_	_
JMPP	@ear *3	2	5 5	2	0	word (PC) \leftarrow (ear), (PCB) \leftarrow (ear + 2)	_	_	_	_	_	_	_	_	_	_
JMPP	@eam *3	2+	6 + (a)	0	(d)	word (PC) \leftarrow (eam), (PCB) \leftarrow (eam + 2)	_	_	_	_	_	_	_	_	_	_
JMPP	addr24	4	4	0	0	word (PC) \leftarrow ad24 0 - 15,	_	_	_	_	_	_	_	_	_	_
		7	_			$(PCB) \leftarrow ad24 16 - 23$										
CALL	@ear *4	2	6	1	(c)	word (PC) ← (ear)	_	_	_	_	_	_	_	_	_	_
CALL	@eam *4	2+	7 + (a)	0	$2\times(c)$	word (PC) ← (eam)	_	_	_	_	_	_	_	_	_	_
CALL	addr16 *5	3	6`´	0	(c) ´	word (PC) ← àddr16	_	_	_	_	_	_	_	_	_	_
CALLV	#vct4 *5	1	7	0	2×(c)		_	_	_	_	_	_	_	_	_	_
CALLP	@ear *6	2	10	2		word (PC) \leftarrow (ear) 0 – 15	_	_	_	_	_	_	_	_	_	_
					, ,	(PCB) ← (ear) 16 – 23										
CALLP	@eam *6	2 +	11 + (a)	0	*2	word (PC) ← (eam) 0 – 15	_	_	_	_	_	_	_	_	_	-
						(PCB) ← (eam) 16 – 23										
CALLP	addr24 *7	4	10	0	2×(c)	word (PC) ← ad24 0 – 15,	-	_	-	_	-	_	_	-	-	-
						(PCB) ← ad24 16 – 23										

^{*1:} Set to 4 when branch is executed, and 3 when branch is not executed.

^{*2: (}b) + $3 \times$ (c)

^{*3:} Reads (word) of the branch destination address.

^{*4:} W pushes to stack (word), and R reads (word) of the branch destination address.

^{*5:} Pushes to stack (word).

^{*6:} W pushes to stack (long), and R reads (long) of the branch destination address.

^{*7:} Pushes to stack (long).

Table 20 Branch 2 (Byte) [19 Instructions]

N	Inemonic	#	~	RG	В	Operation	LH	АН	I	S	Т	N	Z	٧	С	RMW
CBNE CWBNE	A, #imm8, rel A, #imm16, rel	3 4	*1 *1	0	0 0	Branch if byte (A) ≠ imm8 Branch if word (A) ≠ imm16	1 1	_	1 1		_	*	*	*	*	_
CBNE CBNE CWBNE CWBNE	ear, #imm8, rel eam, #imm8, rel*10 ear, #imm16, rel eam, #imm16, rel*10	4 4+ 5 5+	*2 *3 *4 *3	1 0 1 0	(c) (b) 0	Branch if byte (ear) ≠ imm8 Branch if byte (eam) ≠ imm8 Branch if word (ear) ≠ imm16 Branch if word (eam) ≠ imm16		_ _ _ _		1 1 1 1	- - -	* * *	* * * *	* * *	* * *	- - -
DBNZ	ear, rel	3	*5	2	0	byte (ear) = (ear) − 1, Branch if (ear) ≠ 0	-	_	-	ı	-	*	*	*	-	_
DBNZ	eam, rel	3+	*6	2	2×(b)	byte (eam) = (eam) − 1, Branch if (eam) ≠ 0	-	_	-	-	-	*	*	*	-	*
DWBNZ	ear, rel	3	*5	2	0	word (ear) = (ear) – 1, Branch if (ear) \neq 0	-	_	-	1	-	*	*	*	-	_
DWBNZ	eam, rel	3+	*6	2	2×(c)	word (eam) = $(eam) - 1$, Branch if (eam) $\neq 0$	ı	_	ı	1	-	*	*	*	ı	*
INT INT INTP INT9 RETI	#vct8 addr16 addr24	2 3 4 1	20 16 17 20 17	0 0 0 0	$6 \times (c)$ $6 \times (c)$	Software interrupt Software interrupt Software interrupt Software interrupt Return from interrupt		- - - -	R R R R *	ഗ ഗ ഗ ഗ *	_ _ _ *	_ _ _ _ *	_ _ _ *	_ _ _ *	_ _ _ *	- - - -
LINK	#imm8	1	5	0	(c)	Stores old frame pointer in the beginning of the function, set new frame pointer, and reserves local pointer area Restore old frame pointer from stack in the end of the function	1	_	1	1	-	_	_		1	_
RET *8 RETP *9		1	4 6	0	(c) (d)	Return from subroutine Return from subroutine	<u>-</u>	_ _	1 1	1 1	<u>-</u>	_	_ _	<u> </u>	<u>-</u>	_ _

^{*1:} Set to 5 when branch is executed, and 4 when branch is not executed.

^{*2:} Set to 13 when branch is executed, and 12 when branch is not executed.

^{*3:} Set to 7 + (a) when branch is executed, and 6 + (a) when branch is not executed.

^{*4:} Set to 8 when branch is executed, and 7 when branch is not executed.

^{*5:} Set to 7 when branch is executed, and 6 when branch is not executed.

^{*6:} Set to 8 + (a) when branch is executed, and 7 + (a) when branch is not executed.

^{*7:} Set to $3 \times (b) + 2 \times (c)$ when an interrupt request occurs, and $6 \times (c)$ for return.

^{*8:} Return from stack (word).

^{*9:} Return from stack (long).

^{*10:} Do not use the addressing mode of RWj + in CBNE/CWBNE instruction.

Table 21 Miscellaneous Control Types (Byte, Word, Long) [28 Instructions]

_				В	Operation	LH	АН	ı	S	T	N	Z	٧	С	RMW
A AH PS rlst	1 1 1 2	4 4 4 *3	0 0 0 +&	(c) (c) (c) *4	$\begin{aligned} & \text{word (SP)} \leftarrow (\text{SP}) - 2, ((\text{SP})) \leftarrow (\text{A}) \\ & \text{word (SP)} \leftarrow (\text{SP}) - 2, ((\text{SP})) \leftarrow (\text{AH}) \\ & \text{word (SP)} \leftarrow (\text{SP}) - 2, ((\text{SP})) \leftarrow (\text{PS}) \\ & (\text{PS}) \leftarrow (\text{PS}) - 2n, ((\text{SP})) \leftarrow (\text{rlst}) \end{aligned}$	_ _ _ _	_ _ _	_ _ _				_ _ _		_ _ _ _	- - -
A AH PS rlst	1 1 1 2	3 3 4 *2	0 0 0 +&	(c) (c) (c) *4	$\begin{aligned} & \text{word (A)} \leftarrow ((\text{SP})), (\text{SP}) \leftarrow (\text{SP}) + 2 \\ & \text{word (AH)} \leftarrow ((\text{SP})), (\text{SP}) \leftarrow (\text{SP}) + 2 \\ & \text{word (PS)} \leftarrow ((\text{SP})), (\text{SP}) \leftarrow (\text{SP}) + 2 \\ & \text{(rlst)} \leftarrow ((\text{SP})), (\text{SP}) \leftarrow (\text{SP}) + 2n \end{aligned}$	_ _ _ _	* - -	- * -	- - * -	- * -	- * -	- * -	- * -	- * -	- - -
@A	1	14	0	6×(c)	Context switch instruction	_	-	*	*	*	*	*	*	*	-
CCR, #imm8 CCR, #imm8	2	3 3	0	0 0	byte (CCR) ← (CCR) and imm8 byte (CCR) ← (CCR) or imm8	_	_	*	*	*	*	*	*	*	_ _
RP, #imm8 ILM, #imm8	2	2	0	0 0	byte (RP) ← imm8 byte (ILM) ← imm8	_	_ _	<u>-</u>	_	_	_ _	_ _	_	_	-
A, ear	2	1`´	1 1 0 0	0 0 0	word (RWi) ← ear word (RWi) ← eam word(A) ← ear word (A) ← eam	- - -	_ - * *	_ _ _ _		1 1 1		_ _ _		_ _ _ _	- - -
#imm8 #imm16	2	3	0	0 0	word (SP) \leftarrow (SP) + ext (imm8) word (SP) \leftarrow (SP) + imm16	_	_ _	_	-	_	_ _	_	_	_	- -
A, brgl brg2, A	2	*1 1	0	0 0	byte (A) \leftarrow (brgl) byte (brg2) \leftarrow (A)	Z -	*	<u>-</u>	_		*	*	_	_	_ _
	1 1 1 1 1	1 1 1 1 1	000000	0 0 0	Prefix code for accessing PC space Prefix code for accessing SP space Prefix code for no change in flag	- - - -	_ _ _ _ _	_ _ _ _ _	- - - -		- - - -	_ _ _ _ _		- - - -	- - - -
	AH PS Ist A AH PS Ist A AH PS AH AH PS AH	AH 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	AH	AH	AH	AH	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	AH	AH	AH	AH	AH	AH	AH

^{*1:} PCB, ADB, SSB, USB, and SPB : 1 state DTB, DPR : 2 states

^{*2:} $7 + 3 \times (\text{number of POPs}) + 2 \times (\text{the number of the last register to be POPed})$, 7 if rlst = 0(no transfer registers)

^{*3:} $29 + 3 \times (\text{number of PUSHes}) - 3 \times (\text{the number of the last register to be PUSHed})$, 8 if rlst = 0(no transfer registers)

^{*4: (}Number of POPs) \times (c), or (number of PUSHes) \times (c)

Table 22 Bit Manipulation Instruction [21 Instructions]

Mr	nemonic	#	~	RG	В	Operation	LH	АН	ı	S	T	N	Z	٧	С	RMW
MOVB	A, dir:bp A, addr16:bp A, io:bp	3 4 3	5 5 4	0 0 0	(b) (b)	byte (A) \leftarrow (dir:bp) b byte (A) \leftarrow (addr16:bp) b byte (A) \leftarrow (io:bp) b	Z Z Z	* *	_ _ _	_ _ _	_ _ _	* *	* *	- - -	- -	- - -
MOVB	dir:bp, A addr16:bp, A io:bp, A	3 4 3	7 7 6	0 0 0	$2 \times (b)$	bit (dir:bp) b \leftarrow (A) bit (addr16:bp) b \leftarrow (A) bit (io:bp) b \leftarrow (A)	_ _ _		- - -	_ _ _		* *	* *	- - -		* * *
SETB SETB SETB	dir:bp addr16:bp io:bp	3 4 3	7 7 7	0 0 0	$2 \times (b)$	bit (dir:bp) b \leftarrow 1 bit (addr16:bp) b \leftarrow 1 bit (io:bp) b \leftarrow 1	- - -		- - -	_ _ _		_ _ _	_ _ _	- - -		* * *
CLRB CLRB CLRB	dir:bp addr16:bp io:bp	3 4 3	7 7 7	0 0 0	$2 \times (b)$	bit (dir:bp) b \leftarrow 0 bit (addr16:bp) b \leftarrow 0 bit (io:bp) b \leftarrow 0	- - -		- - -	_ _ _		_ _ _	_ _ _	_ _ _		* * *
BBC BBC BBC	dir:bp, rel addr16:bp, rel io:bp, rel	4 5 4	*1 *1 *2	0 0 0	(b) (b)	Branch if (dir:bp) b = 0 Branch if (addr16:bp) b = 0 Branch if (io:bp) b = 0	- - -		- - -	_ _ _		_ _ _	* *	_ _ _		- - -
BBS BBS BBS	dir:bp, rel addr16:bp, rel io:bpvrel	4 5 4	*1 *1 *2	0 0 0	(b) (b)	Branch if (dir:bp) b = 1 Branch if (addr16:bp) b = 1 Branch if (io:bp) b = 1	- - -		_ _ _	_ _ _		_ _ _	* *	_ _ _		- - -
SBBS	addr16:bp, rel	5	*3	0	2 × (b)	Branch if (addr16:bp) $b = 1$, bit = 1	_	_	-	_	_	_	*	-	_	*
WBTS	io:bp	3	*4	0	*5	Wait until (io:bp) b = 1	_	_	_	_	_	_	_	_	_	_
WBTC	io:bp	3	*4	0	*5	Wait until (io:bp) b = 0	_	_	_	_	_	_	_	_	ı	_

^{*1:} Set to 8 when branch is executed, and 7 when branch is not executed.

^{*2:} Set to 7 when branch is executed, and 6 when branch is not executed.

^{*3: 10} if conditions are met, 9 when conditions are not met.

^{*4:} Indeterminate times

^{*5:} Until conditions are met

Table 23 Accumulator Manipulation Instruction (Byte, Word) [6 Instructions]

Mnemonic	#	~	RG	В	Operation	LH	АН	I	S	T	N	Z	٧	С	RMW
SWAP	1	3	0	0	byte (A) $0-7 \leftrightarrow$ (A) $8-15$	_	-	_	_	_	_	_	_	_	_
SWAPW/XCHW AL, AH	1	2	0	0	word $(AH) \leftrightarrow (AL)$	_	*	_	_	_	_	_	_	_	_
EXT	1	1	0	0	byte sign-extension	Χ	_	_	_	_	*	*	_	_	_
EXTW	1	2	0	0	word sign-extension	-	Χ	_	_	_	*	*	_	_	_
ZEXT	1	1	0	0	byte zero-extension	Ζ	_	_	_	_	R	*	_	_	_
ZEXTW	1	1	0	0	word zero-extension	_	Ζ	_	_	_	R	*	_	_	_

Table 24 String Instruction [10 Instructions]

Mnemonic	#	~	RG	В	Operation	LH	АН	I	S	T	N	Z	٧	C	RMW
MOVS/MOVSI	2	*2	*5	*3	byte transfer @AH + ← @AL +, Counter = RW0	-	1	-	-	_	_	-	-	-	-
MOVSD	2	*2	*5	*3	byte transfer @AH – \leftarrow @AL –, Counter = RW0	_	-	-	-	_	_	-	_	-	_
SCEQ/SCEQI	2	*1	*5	*4	byte search (@AH +) - AL, Counter = RW0	_	-	-	-	_	*	*	*	*	_
SCEQD	2	*1	*5	*4	byte search (@AH –) – AL, Counter = RW0	_	1	-	-	-	*	*	*	*	_
FISL/FILSI	2	6m + 6	*5	*3	byte fill @AH + \leftarrow AL, Counter = RW0	-	ı	_	I	_	*	*	-	ı	-
MOVSW/MOVSWI	2	*2	*8	*6	word transfer $@AH + \leftarrow @AL +$, Counter = RW0	_	-	-	-	_	_	-	_	_	-
MOVSWD	2	*2	*8	*6	word transfer $@AH - \leftarrow @AL -$, Counter = RW0	_	1	-	-	-	_	-	_	-	_
SCWEQ/SCWEQI	2	*1	*8	*7	word search (@AH +) – AL, Counter = RW0	_	-	-	-	_	*	*	*	*	_
SCWEQD	2	*1	*8	*7		_	_	-	_	_	*	*	*	*	-
FILSW/FILSWI	2	6m + 6	*8	*6	word fill @AH + \leftarrow AL, Counter = RW0	_	-	-	-	_	*	*	_	-	_

m: RW0 value (counter value)

n: Number of loops

^{*1: 5} when RW0 is 0, 4 + $7 \times$ (RW0) when count out, and $7 \times$ n + 5 when matched

^{*2: 5} when RW0 is 0, otherwise $4 + 8 \times (RW0)$

^{*3:} To access different areas for source (b) \times (RW0) + (b) \times (RW0) and source destination, calculate item (b) independently.

^{*4: (}b) \times n

^{*5: 2 × (}RW0)

^{*6:} To access different areas for source (c) \times (RW0) + (c) \times (RW0) and source destination, calculate item (b) independently.

^{*7: (}c) \times n

^{*8: 2 × (}RW0)

Table 25 2-byte Instruction Map [Byte 1 = 6 FH]

+E ASRL ASRL ASR MOVW @RL MOVW A, A, R0 A, R0 A, R0 BRL3+d8 BRL3+d8


Table 26 ea Instruction (9) [Byte 1 = 78 H]


									(-1 (-) ::		·					
	8	10	20	30	40	20	09	20	80	06	A0	B0	ပ	D0	E0	F0
0+	MULU A, R0	U MULU A, A, R0 @Rwo + d8	_	1ULUW MULUW A, MUL A, RW0 @RW0+d8	MUL A, R0	MUL A, @RW0 + d8	MULW A, RW0	MULW A, @RW0 + d8	DIVU A, R0	DIVU A, @RW0+d8	DIVUW A, RW0	DIVUW A, @RW0+d8	DIV A, R0	DIV A, @RW0+d8	DIVW A, RW0	DIVW A, @RW0+d8
7	MULU A, R1	U MULU A, A, R1 @RW1 + d8	≥	ULUW MULUW A, A, RW1 @RW1 + d8	MUL A, R1	MUL A, @RW1 + d8	MULW A, RW1	MULW A, @RW1 + d8	DIVU A, R1	DIVU A, @RW1+d8	DIVUW A, RW1	DIVUW A, @RW1 + d8	DIV A, R1	DIV A, @RW1 + d8	DIVW A, RW1	DIVW A, @RW1 + d8
+5	MULU	U MULU A,	MULUW	ULUW MULUW A,	MUL	MUL A,	MULW	MULW A,	DIVU	DIVU A,	DIVUW	DIVUW A,	DIV	DIV A,	DIVW	DIVW A,
	A, R2	A, R2 @Rw2 + d8	A, RW2	A, RW2 @RW2 + d8	A, R2	@RW2 + d8	A, RW2	@RW2 + d8	A, R2	@RW2+d8	A, RW2	@RW2 + d8	A, R2	@RW2 + d8	A, RW2	@RW2 + d8
+3	MULU	U MULU A,	MULUW	ULUW MULUW A, MUL	MUL	MUL A,	MULW	MULW A,	DIVU	DIVU A,	DIVUW	DIVUW A,	DIV	DIV A,	DIVW	DIVW A,
	A, R3	A, R3 @RW3+d8	A, RW3	A, RW3 @RW3+d8	A, R3	@RW3 + d8	A, RW3	@RW3+d8	A, R3	@RW3+d8	A, RW3	@RW3+d8	A, R3	@RW3+d8	A, RW3	@RW3+d8
+	MULU	U MULU A,	MULUW	MULUW MULUW A, MUL	MUL	MUL A,	MULW	MULW A,	DIVU	DIVU A,	DIVUW	DIVUW A,	DIV	DIV A,	DIVW	DIVW A,
	A, R4	A, R4 @RW4 + d8	A, RW4	A, RW4 @RW4 + d8	A, R4	@RW4 + d8	A, RW4	@RW4 + d8	A, R4	@RW4+d8	A, RW4	@RW4+d8	A, R4	@RW4 + d8	A, RW4	@RW4 + d8
+2	MULU A, R5	U MULU A, A, R5 @Rw5 + d8		1ULUW MULUW A, A, RW5 @RW5 + d8	MUL A, R5	MUL A, @RW5 + d8	MULW A, RW5	MULW A, @RW5 + d8	DIVU A, R5	DIVU A, @RW5+d8	DIVUW A, RW5	DIVUW A, @RW5+d8	DIV A, R5	DIV A, @RW5 + d8	DIVW A, RW5	DIVW A, @RW5+d8
9+	MULU	.U MULU A,	MULUW	ULUW MULUW A, MUL	MUL	MUL A,	MULW	MULW A,	DIVU	DIVU A,	DIVUW	DIVUW A,	DIV	DIV A,	DIVW	DIVW A,
	A, R6	A, R6 @RW6 + d8	A, RW6	A, RW6 @RW6+d8	A, R6	@RW6 + d8	A, RW6	@RW6 + d8	A, R6	@RW6+d8	A, RW6	@RW6+d8	A, R6	@RW6+d8	A, RW6	@RW6+d8
+7	MULU A, R7	.U MULU A, A, R7 @RW7 + d8	_	AULUW MULUW A, A, RW7 GRW7 + d8	MUL A, R7	MUL A, @RW7 + d8	MULW A, RW7	MULW A, @RW7 + d8	DIVU A, R7	DIVU A, @RW7 + d8	DIVUW A, RW7	DIVUW A, @RW7 + d8	DIV A, R7	DIV A, @RW7 + d8	DIVW A, RW7	DIVW A, @RW7 + d8
8 +	MULU	MULU A,	MULU MULU A, MULUW MULUW A, MUL	MULUW A, MUL	MUL	MUL A,	MULW	MULW A,	DIVU	DIVU A,	DIVUW	DIVUW A,	DIV	DIV A,	DIVW	DIVW A,
	A, @RW0	@RW0+d16	A, @RWO @RWO + d16 A, @RWO @RWO + d16 A, @	@RW0+d16 A, @	A, @RW0	@RW0+d16	A, @RW0	@RW0 + d16	A, @RW0	@RW0+d16	A, @RW0	@RW0+d16	A, @RW0	@RW0+d16	A, @RW0	@RW0 + d16
6+	MULU	MULU A,	MULU MULU A, MULUW MULUW A, MUL	MULUW A, MUL	MUL	MUL A,	MULW	MULW A,	DIVU	DIVU A,	DIVUW	DIVUW A,	DIV	DIV A,	DIVW	DIVW A,
	A, @RW1	@RW1 + d16	A, @RW1 @RW1 + d16 A, @RW1 @RW1 + d16 A, @	@RW1+d16 A, @	A, @RW1	@RW1 + d16	A, @RW1	@RW1 + d16	A, @RW1	@RW1 + d16	A, @RW1	@RW1+d16	A, @RW1	@RW1+d16	A, @RW1	@RW1 + d16
Y	MULU	MULU A,	MULU MULU A, MULUW MULUW A, MUL	MULUW A,	MUL	MUL A,	MULW	MULW A,	DIVU	DIVU A,	DIVUW	DIVUW A,	DIV	DIV A,	DIVW	DIVW A,
	A, @RW2	@RW2 + d16	A, @RW2 @RW2 + d16 A, @RW2 @RW2 + d16 A, @	@RW2 + d16	A, @RW2	@Rw2 + d16	A, @RW2	@RW2 + d16	A, @RW2	@RW2 + d16	A, @RW2	@Rw2+d16	A, @RW2	@RW2+d16	A, @RW2	@RW2 + d16
P	MULU	MULU A,	MULU MULU A, MULUW MULUW A, MUL	MULUW A,	MUL	MUL A,	MULW	MULW A,	DIVU	DIVU A,	DIVUW	DIVUW A,	DIV	DIV A,	DIVW	DIVW A,
	A, @RW3	@Rw3 + d16	A, @RW3 @RW3 + d16 A, @RW3 @RW3 + d16 A, @ I	@RW3+d16	A, @RW3	@Rw3+d16	A, @RW3	@Rw3 + d16	A, @RW3	@RW3 + d16	A, @RW3	@Rw3+d16	A, @RW3	@RW3+d16	A, @RW3	@RW3 + d16
-	MULU A, @RW0+		MULU A, MULUW @RW0+RW7 A, @RW0+	MULUW A, MUL	MUL A, @RW0+	MUL A, @Rwo+Rw7	MULW A, @RW0 +	MULW A, @Rwo + Rw7	DIVU A, @RW0+	DIVU A, @Rwo+Rw7	DIVUW A, @RW0+	DIVUW A, @RW0+RW7	DIV A, @RW0+	DIV A, @RW0+RW7	DIVW A, @RW0+	DIVW A, @RW0+RW7
Q +	MULU	MULU A,	MULU 'MULU'A, 'MULUW 'MULUW'A, MUL	MULUW A, MUL	MUL	MUL A,	MULW	MULW A,	DIVU	DIVU A,	DIVUW	DIVUW A,	DIV	DIV A,	DIVW	DIVW A,
	A, @RW1+	@RW1+RW7	A, @RW1+, @RW1+RW7, A, @RW1+	@RW1+RW7 A, @F	A, @RW1 +	@RW1+RW7	A, @RW1 +	@RW1 + RW7	A, @RW1+	@RW1+RW7	A, @RW1 +	@RW1+RW7	A, @RW1+	@RW1+RW7	A, @RW1+	@RW1+RW7
¥	MULU	MULU A,	MULU MULU A, MULUW MULUW A, MUL	MULUW A,	MUL	MUL A,	MULW	MULW A,	DIVU	DIVU A,	DIVUW	DIVUW A,	DIV	DIV A,	DIVW	DIVW A,
	A, @RW2+	@PC + d16	A, @RW2+, @PC+d16, A, @RW2+, @PC+d16, A, @F	@PC+d16	A, @RW2+	@PC + d16	A, @RW2 +	@PC + d16	A, @RW2+	@PC + d16	A, @RW2 +	@PC + d16	A, @RW2+	@PC + d16	A, @RW2+	@PC + d16
4 F	MULU A, @RW3+	⋝		₩	LUW A, MUL addr16 A, @RW3+	MUL A, addr16	MULW A, @RW3+	MULW A, addr16	DIVU A, @RW3+	DIVU A, addr16	DIVUW A, @RW3+	DIVUW A, addr16	DIV A, @RW3+	DIV A, addr16	DIVW A, @RW3+	DIVW A, addr16

■ ORDERING INFORMATION

Part number	Package	Remarks
MB90523PFF-G MB90522PFF-G MB90F523PFF-G	120-pin Plastic LQFP (FPT-120P-M05)	
MB90523PFV-G MB90522PFV MB90F523PFV-G	120-pin Plastic QFP (FPT-120P-M13)	

■ PACKAGE DIMENSIONS





FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED

Corporate Global Business Support Division

Electronic Devices

KAWASAKI PLANT, 4-1-1, Kamikodanaka

Nakahara-ku, Kawasaki-shi Kanagawa 211-8588, Japan

Tel: 81(44) 754-3763 Fax: 81(44) 754-3329

http://www.fujitsu.co.jp/

North and South America

FUJITSU MICROELECTRONICS, INC.

Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, USA

Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST)

Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 D-63303 Dreieich-Buchschlag Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan

Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

New Tech Park

http://www.fmap.com.sg/

F9808

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.