INTEGRATED CIRCUITS

DATA SHEET

74LVC74A

Dual D-type flip-flop with set and reset; positive-edge trigger

Product specification Supersedes data of 1998 Jun 17 2002 Jun 18





Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC74A

FEATURES

- 5 V tolerant inputs for interfacing with 5 V logic
- Wide supply voltage range from 1.2 to 3.6 V
- CMOS low power consumption
- · Direct interface with TTL levels
- Inputs accept voltages up to 5.5 V
- Complies with JEDEC standard no. 8-1A
- Specified from -40 to +85 °C and -40 to +125 °C.

DESCRIPTION

The 74LVC74A is a high-performance, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families.

The 74LVC74A is a dual positive edge triggered D-type flip-flop with individual data (D) inputs, clock (CP) inputs, set (\overline{S}_D) and (\overline{R}_D) inputs, and complementary Q and \overline{Q} outputs.

The set and reset are asynchronous active LOW inputs and operate independently of the clock input. Information on the data input is transferred to the Q output on the LOW-to-HIGH transition of the clock pulse. The D inputs must be stable one set-up time prior to the LOW-to-HIGH clock transition, for predictable operation.

Schmitt-trigger action at all inputs makes the circuit highly tolerant to slower input rise and fall times.

QUICK REFERENCE DATA

GND = 0 V; T_{amb} = 25 °C; $t_r = t_f \le 2.5$ ns.

	amb , i i			
SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t _{PHL} /t _{PLH}	propagation delay			
	nCP to nQ, $n\overline{Q}$	$C_L = 50 \text{ pF}; V_{CC} = 3.3 \text{ V}$	2.5	ns
	$n\overline{S}_D$ to nQ , $n\overline{Q}$	$C_L = 50 \text{ pF}; V_{CC} = 3.3 \text{ V}$	2.5	ns
	$n\overline{R}_D$ to nQ , $n\overline{Q}$	$C_L = 50 \text{ pF}; V_{CC} = 3.3 \text{ V}$	2.5	ns
f _{max}	maximum clock frequency	$C_L = 50 \text{ pF}; V_{CC} = 3.3 \text{ V}$	250	MHz
Cı	input capacitance		4.0	pF
C _{PD}	power dissipation capacitance per gate	V _{CC} = 3.3 V; notes 1 and 2	15	pF

Notes

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:

 f_i = input frequency in MHz;

 f_0 = output frequency in MHz;

C_L = output load capacitance in pF;

V_{CC} = supply voltage in Volts;

 $\Sigma(C_1 \times V_{CC}^2 \times f_0) = \text{sum of the outputs.}$

2. The condition is $V_I = GND$ to V_{CC} .

Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC74A

ORDERING INFORMATION

TYPE NUMBER	PACKAGE									
I TPE NUMBER	TEMPERATURE RANGE	PINS	PACKAGE	MATERIAL	CODE					
74LVC74AD	–40 to +125 °C	14	SO	plastic	SOT108-1					
74LVC74ADB	–40 to +125 °C	14	SSOP	plastic	SOT337-1					
74LVC74APW	–40 to +125 °C	14	TSSOP	plastic	SOT402-1					

FUNCTION TABLES

Table 1 See note 1.

	INF	OUT	PUT		
nS̄ _D	$n\overline{R}_D$	nCP	nD	nQ	nQ
L	Н	Х	Х	Н	L
Н	L	Х	Х	L	Н
L	L	Х	Х	Н	Н

Table 2 See note 1.

	INF	OUT	PUT			
nS _D	$n\overline{R}_D$	nCP	nD	nQ_{n+1} $n\overline{Q}_{n+1}$		
Н	Н	1	L	L	Н	
Н	Н	1	Н	Н	L	

Note to Tables 1 and 2

1. H = HIGH voltage level;

L = LOW voltage level;

X = don't care;

 \uparrow = LOW-to-HIGH CP transition;


 Q_{n+1} = state after the next LOW-to-HIGH CP transition.


PINNING


PIN	SYMBOL	DESCRIPTION
1	1R _D	asynchronous reset-direct input (active LOW)
2	1D	data inputs
3	1CP	clock input (LOW-to-HIGH, edge-triggered)
4	1S _D	asynchronous set-direct input (active LOW)
5	1Q	true flip-flop outputs
6	1Q	complement flip-flop outputs
7	GND	ground (0 V)
8	2Q	complement flip-flop outputs
9	2Q	true flip-flop outputs
10	2S _D	asynchronous set-direct input (active LOW)
11	2CP	clock input (LOW-to-HIGH, edge-triggered)
12	2D	data inputs
13	2R _D	asynchronous reset-direct input (active LOW)
14	V _{CC}	supply voltage


Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC74A










Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC74A



Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC74A

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{CC}	supply voltage	for maximum speed performance	2.7	3.6	V
		for low-voltage applications	1.2	3.6	V
VI	input voltage		0	5.5	V
Vo	output voltage		0	V _{CC}	V
T _{amb}	ambient temperature		-40	+125	°C
t _r , t _f	input rise and fall times	V _{CC} = 1.2 to 2.7 V	0	20	ns/V
		V _{CC} = 2.7 to 3.6 V	0	10	ns/V

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134); voltages are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{CC}	supply voltage		-0.5	+6.5	V
I _{IK}	input diode current	V _I < 0	_	-50	mA
VI	input voltage	note 1	-0.5	+6.5	V
I _{OK}	output diode current	$V_O > V_{CC}$ or $V_O < 0$	_	±50	mA
Vo	output voltage	note 1	-0.5	V _{CC} + 0.5	٧
Io	output source or sink current	$V_O = 0$ to V_{CC}	_	±50	mA
I _{GND} , I _{CC}	V _{CC} or GND current		_	±100	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	power dissipation per package				
	SO	above 70 °C derate linearly with 8 mW/K	_	500	mW
	SSOP and TSSOP	above 60 °C derate linearly with 5.5 mW/K	_	500	mW

Note

1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC74A

DC CHARACTERISTICS

Over recommended operating conditions; voltages are referenced to GND (ground = 0 V).

		TEST CONDI	TIONS			T _{amb} (°C	;)		
SYMBOL	PARAMETER			-4	0 to +85		−40 to +	⊦125	UNIT
		OTHER	V _{CC} (V)	MIN.	TYP. ⁽¹⁾	MAX.	MIN.	MAX.	
V _{IH}	HIGH-level		1.2	V _{CC}	_	_	V _{CC}	_	V
	input voltage		2.7 to 3.6	2.0	_	_	2.0	_	V
V_{IL}	LOW-level		1.2	_	_	0	_	0	V
	input voltage		2.7 to 3.6	_	_	0.8	_	0.8	V
O.,	HIGH-level output voltage	$V_I = V_{IH} \text{ or } V_{IL};$ $I_O = -100 \mu\text{A}$	2.7 to 3.6	V _{CC} – 0.2	_	_	V _{CC} – 0.3	_	V
	, ,	$V_I = V_{IH} \text{ or } V_{IL};$ $I_O = -12 \text{ mA}$	2.7	V _{CC} – 0.5	_	_	V _{CC} - 0.65	_	V
		$V_I = V_{IH}$ or V_{IL} ; $I_O = -18$ mA	3.0	V _{CC} – 0.6	_	_	V _{CC} – 0.75	_	V
		$V_I = V_{IH}$ or V_{IL} ; $I_O = -24$ mA	3.0	V _{CC} – 0.8	_	_	V _{CC} – 1.0	_	V
V _{OL}	LOW-level output voltage	$V_I = V_{IH} \text{ or } V_{IL};$ $I_O = 100 \mu\text{A}$	2.7 to 3.6	_	_	0.2	_	0.3	V
		$V_I = V_{IH} \text{ or } V_{IL};$ $I_O = 12 \text{ mA}$	2.7	_	_	0.4	_	0.6	V
		$V_I = V_{IH} \text{ or } V_{IL};$ $I_O = 24 \text{ mA}$	3.0	_	_	0.55	_	0.8	V
I _{LI}	input leakage current	$V_I = 5.5 \text{ V or GND}$	3.6	_	±0.1	±5	_	±20	μΑ
Icc	quiescent supply current	$V_I = V_{CC}$ or GND; $I_O = 0$	3.6	_	0.1	10	_	40	μΑ
Δl _{CC}	additional quiescent supply current per input pin	$V_{I} = V_{CC} - 0.6V;$ $I_{O} = 0$	2.7 to 3.6	-	5	500	_	5000	μΑ

Note

1. All typical values are measured at V_{CC} = 3.3 V and T_{amb} = 25 $^{\circ}C.$

Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC74A

AC CHARACTERISTICS

 $GND=0\ V;\ t_r=t_f\leq 2.5\ ns.$

					T _{amb} (°0	C)		
SYMBOL	PARAMETER	WAVEFORMS		–40 to +	85	-40 t	o +125	UNIT
			MIN.	TYP.	MAX.	MIN.	MAX.	
V _{CC} = 1.2	V	•						
t _{PHL} /t _{PLH}	propagation delay nCP to nQ, nQ	see Figs 6 and 8	_	15	<u> </u>	-	-	ns
	propagation delay $n\overline{S}_D$ to nQ , $n\overline{Q}$	see Figs 7 and 8	_	15	 	_	-	ns
	propagation delay $n\overline{R}_D$ to nQ , $n\overline{Q}$	see Figs 7 and 8	_	15	Ī-	_	Ī-	ns
V _{CC} = 2.7	v	•	•		•		•	
t _{PHL} /t _{PLH}	propagation delay nCP to nQ, $n\overline{Q}$	see Figs 6 and 8	1.0	2.7	6.0	1.0	7.5	ns
	propagation delay $n\overline{S}_D$ to nQ , $n\overline{Q}$	see Figs 7 and 8	1.0	3.2	6.4	1.0	8.0	ns
	propagation delay $n\overline{R}_D$ to nQ , $n\overline{Q}$	see Figs 7 and 8	1.0	3.2	6.4	1.0	8.0	ns
t _W	clock pulse width HIGH or LOW	see Figs 6 and 8	3.3	_	 	4.5	-	ns
	set or reset pulse width LOW	see Figs 7 and 8	3.3	_	 	4.5	-	ns
t _{rem}	removal time set or reset	see Figs 7 and 8	1.5	_	Ī-	1.5	-	ns
t _{su}	set-up time nD to nCP	see Figs 6 and 8	2.2	_	 	2.2	-	ns
t _h	hold time nD to nCP	see Figs 6 and 8	1.0	_	Ī-	1.0	Ī-	ns
f _{max}	maximum clock pulse frequency	see Figs 6 and 8	83	_	 -	66	-	MHz
$V_{CC} = 3.0$	to 3.6 V; note 1	•	•	•			•	
t _{PHL} /t _{PLH}	propagation delay nCP to nQ, nQ	see Figs 6 and 8	1.0	2.5	5.2	1.0	6.5	ns
	propagation delay $n\overline{S}_D$ to nQ , $n\overline{Q}$	see Figs 7 and 8	1.0	2.5	5.4	1.0	7.0	ns
	propagation delay $n\overline{R}_D$ to nQ , $n\overline{Q}$	see Figs 7 and 8	1.0	2.5	5.4	1.0	7.0	ns
t _W	clock pulse width HIGH or LOW	see Figs 6 and 8	3.3	1.3	-	4.5	-	ns
	set or reset pulse width LOW	see Figs 7 and 8	3.3	1.7	-	4.5	-	ns
t _{rem}	removal time set or reset	see Figs 7 and 8	1.0	-3.0	-	1.0	-	ns
t _{su}	set-up time nD to nCP	see Figs 6 and 8	2.0	0.8	_	2.0	-	ns
t _h	hold time nD to nCP	see Figs 6 and 8	0.0	-0.7	_	0.0	-	ns
f _{max}	maximum clock pulse frequency	see Figs 6 and 8	150	250	_	120	-	MHz
t _{sk(0)}	skew	note 2	_	_	1.0	_	1.5	ns


Notes

- 1. Typical values are measured at V_{CC} = 3.3 V.
- 2. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.

Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC74A

AC WAVEFORMS



 V_{M} = 1.5 V at $V_{CC} \geq$ 2.7 V;


 $V_M = 0.5V_{CC}$ at $V_{CC} < 2.7$ V;

 V_{OL} and V_{OH} are typical output voltage drop that occur with the output load.

Fig.6 The clock input (nCP) to output (nQ, $n\overline{Q}$) propagation delays, the clock pulse width, the nD to nCP set-up, the nCP to nD hold times, the output transition times and the maximum clock pulse frequency.

Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC74A



 V_{M} = 1.5 V at $V_{CC} \geq 2.7$ V;


 $V_M = 0.5 V_{CC}$ at $V_{CC} < 2.7 V$;

 V_{OL} and V_{OH} are typical output voltage drop that occur with the output load.

Fig.7 The set $(n\overline{S}_D)$ and reset $(n\overline{R}_D)$ input to output $(nQ, n\overline{Q})$ propagation delays, the set and reset pulse widths and the $n\overline{R}_D$ to nCP removal time.

Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC74A



V _{CC}	VI	t _{PLH} /t _{PHL}
1.2 V	V _{CC}	open
2.7 V	2.7 V	open
3.0 to 3.6 V	2.7 V	open

Definitions for test circuits:

R_L = Load resistor.

 $\ensuremath{C_L}$ = Load capacitance including jig and probe capacitance.

 R_T = Termination resistance should be equal to the output impedance Z_o of the pulse generator.

Fig.8 Load circuitry for switching times.


Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC74A

PACKAGE OUTLINES

SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	8.75 8.55	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075	0.35 0.34	0.16 0.15	0.050	0.244 0.228	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	0°

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE VERSION		REFER	EUROPEAN	ISSUE DATE	
	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT108-1	076E06	MS-012			97-05-22 99-12-27


2002 Jun 18 12

Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC74A

SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm

SOT337-1



DIMENSIONS (mm are the original dimensions)

						٠-,												
UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.4 0.9	8° 0°

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT337-1		MO-150				96-01-18 99-12-27


2002 Jun 18 13

Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC74A

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm

SOT402-1



DIMENSIONS (mm are the original dimensions)

						<u> </u>												
UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E (2)	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.72 0.38	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT402-1		MO-153				95-04-04 99-12-27

Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC74A

SOLDERING

Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "Data Handbook IC26; Integrated Circuit Packages" (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferable be kept below 220 °C for thick/large packages, and below 235 °C for small/thin packages.

Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
 - larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
 - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

 For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 $^{\circ}$ C.

Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC74A

Suitability of surface mount IC packages for wave and reflow soldering methods

PACKAGE ⁽¹⁾	SOLDERING METHOD			
PACKAGE	WAVE	REFLOW ⁽²⁾		
BGA, LBGA, LFBGA, SQFP, TFBGA, VFBGA	not suitable	suitable		
HBCC, HBGA, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, HVQFN, HVSON, SMS	not suitable ⁽³⁾	suitable		
PLCC ⁽⁴⁾ , SO, SOJ	suitable	suitable		
LQFP, QFP, TQFP	not recommended ⁽⁴⁾⁽⁵⁾	suitable		
SSOP, TSSOP, VSO	not recommended ⁽⁶⁾	suitable		

Notes

- 1. For more detailed information on the BGA packages refer to the "(LF)BGA Application Note" (AN01026); order a copy from your Philips Semiconductors sales office.
- 2. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
- 3. These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
- 4. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 5. Wave soldering is suitable for LQFP, TQFP and QFP packages with a pitch (e) larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- Wave soldering is suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC74A

DATA SHEET STATUS

DATA SHEET STATUS(1)	PRODUCT STATUS ⁽²⁾	DEFINITIONS
Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A.

Notes

- 1. Please consult the most recently issued data sheet before initiating or completing a design.
- 2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

DEFINITIONS

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

DISCLAIMERS

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC74A

NOTES

Dual D-type flip-flop with set and reset; positive-edge trigger

74LVC74A

NOTES

Philips Semiconductors – a worldwide company

Contact information

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825 For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2002

SCA74

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

613508/03/pp20

Date of release: 2002 Jun 18

Document order number: 9397 750 09838

Let's make things better.

Philips Semiconductors



