Small switching (30V, 2A) 25K2103


Features

- 1) Low on-resistance.
- 2) Fast switching speed.
- 3) Wide SOA (safe operating area).
- 4) Low-voltage drive (4V).
- 5) Easily designed drive circuits.
- 6) Easy to use in parallel.

StructureSilicon N-channel

MOSFET

External dimensions (Units: mm)



● Absolute maximum ratings (Ta = 25°C)

Parameter		Symbol	Limits	Unit
Drain-source voltage		VDSS	30	٧
Gate-source voltage		Vgss	±20	٧
Drain current	Continuous	ΙD	2	Α
	Pulsed	lop*1	8	Α
Reverse drain current	Continuous	IDR	2	Α
	Pulsed	IDRP*1	8	Α
Total power dissipation		Po	0.5 2*2	W
Channel temperature		Tch	150	్ల
Storage temperature		Tstg	-55~+150	°C

^{*1} Pw \leq 10 μ s, Duty cycle \leq 1% *2 When mounted on a 40 \times 40 \times 0.7 mm alumina board.

Packaging specifications

	Package	Taping
Type	Code	T100
	Basic ordering unit (pieces)	1000
2SK2103		0



Transistors 2SK2103

●Electrical characteristics (Ta = 25°C)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Gate-source leakage	I _{GSS}	_	_	±100	nA	V _{GS} =±20V, V _{DS} =0V
Drain-source breakdown voltage	V(BR) DSS	30	_	_	٧	ID=1mA, VGS=0V
Zero gate voltage drain current	loss	_	_	10	μΑ	V _{DS} =30V, V _{GS} =0V
Gate threshold voltage	Vgs (th)	1.0	_	2.5	٧	V _{DS} =10V, I _D =1mA
Static drain-source on-state	RDS (on)	_	0.25	0.4	Ω	In=1A, Vgs=10V
resistance		_	0.38	0.6		In=1A, Vgs=4V
Forward transfer admittance	Y _{fs} *	1.0	_	_	S	I _D =1A, V _{DS} =10V
Input capacitance	Ciss	_	230	_	pF	V _{DS} =10V
Output capacitance	Coss	_	120	_	pF	V _{GS} =0V
Reverse transfer capacitance	Crss	_	60	_	pF	f=1MHz
Turn-on delay time	td (on)	_	10	_	ns	I _D =1A, V _{DD} ≒15V
Rise time	tr	_	25	_	ns	V _{GS} =10V
Turn-off delay time	td (off)	_	60	_	ns	RL=15Ω
Fall time	tf	_	60	_	ns	R _G =10Ω
Reverse recovery time	trr	_	70	_	ns	I _{DR} =2A, V _{GS} =0V, di/dt=50A/μs

^{*} Pw \leq 300 μ s, Duty cycle \leq 1%

Electrical characteristic curves




Fig.1 Maximum safe operating area




Fig.2 Typical output characteristics





Fig.3 Typical transfer characteristics

Transistors 2SK2103



OBON OF TABLE OF TABL






Fig.4 Gate threshold voltage vs. channel temperature

Fig.5 Static drain-source on-state resistance vs. drain current (I)

Fig.6 Static drain-source on-state resistance vs. drain current (I)










Fig.7 Static drain-source on-state resistance vs. gate-source voltage

Fig.8 Static drain-source on-state resistance vs. channel temperature

Fig.9 Forward transfer admittance vs. drain current








Fig.10 Reverse drain current vs. source-drain voltage (I)

Fig.11 Reverse drain current vs. source-drain voltage (I)

Fig.12 Typical capacitance vs. drain-source voltage

Transistors 2SK2103




Fig.13 Switching characteristics (See Figurse 15 and 16 for the measurement circuit and resultant waveforms)




Fig.14 Normalized transient thermal resistance vs. pulse width

Switching characteristics measurement circuit




Fig.15 Switching time measurement circuit




Fig.16 Switching time waveforms