MOS INTEGRATED CIRCUIT $\mu PD3768$

7500 PIXELS \times 3 COLOR CCD LINEAR IMAGE SENSOR

DESCRIPTION

NEC

The μ PD3768 is a high-speed and high sensitive color CCD (Charge Coupled Device) linear image sensor which changes optical images to electrical signal and has the function of color separation.

The μ PD3768 has 3 rows of 7500 pixels, and it is a 2-output/color type CCD sensor with 2 rows/color of charge transfer register, which transfers the photo signal electrons of 7500 pixels separately in odd and even pixels. Therefore, it is suitable for 600 dpi/A3 high-speed color digital copiers, color scanners and so on.

FEATURES


 Valid photocell 	: 7500 pixels \times 3
 Photocell pitch 	: 9.325 µm
 Line spacing 	: 37.3 μ m (4 lines) Red line - Green line, Green line - Blue line
 Color filter 	: Primary colors (red, green and blue), pigment filter (with light resistance 10 ⁷ lx•hour)
 Resolution 	: 24 dot/mm A3 (297 \times 420 mm) size (shorter side)
Drive clock level	: CMOS output under 5 V operation
 Data rate 	: 44 MHz MAX. (22 MHz/1 output)
 Output type 	: 2 outputs in phase/color
 Power supply 	: +10 V
 On-chip circuits 	: Reset feed-through level clamp circuits
	Voltage amplifiers

ORDERING INFORMATION

Part Number	Package
μ PD3768D	CCD linear image sensor 36-pin ceramic DIP (CERDIP) (15.24 mm (600))

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

BLOCK DIAGRAM




★ PIN CONFIGURATION (Top View)

Output signal 4 (Green, even) Vout4 36 Vоит3 Output signal 3 (Green, odd) 1 Ground GND 35 GND Ground 2 Output signal 6 (Red, even) Vout6 34 Output signal 1 (Blue, odd) З Vout1 Ground GND 4 33 GND Ground 32 Output signal 5 (Red, odd) **V**оит**5** 5 Output signal 2 (Blue, even) Vout2 Output unit drain voltage VOD 6 31 Vod Output unit drain voltage Reset feed-through level 30 $\phi R | 7$ ϕCP Reset gate clock clamp clock Last stage shift register clock ø2L 8 ø2L Last stage shift register clock 29 Shift register clock 10 *φ*10 9 28 ¢20 Shift register clock 20 Red Green Blue NC 10 No connection 27 NC No connection No connection NC 111 26 NC No connection No connection NC 12 25 NC No connection φ2A Shift register clock 1A φ1A 13 24 Shift register clock 2A *φ*1Β Shift register clock 2B φ2B 14 23 Shift register clock 1B φTG3 15 ϕ TG1 Transfer gate clock 3 (for Red) 22 Transfer gate clock 1 (for Blue) 7500 7500 7500 21 GND 16 φTG2 Transfer gate clock 2 (for Green) Ground No connection NC 17 20 NC No connection NC 18 19 NC No connection No connection

Caution Connect the No connection pins (NC) to GND.

PHOTOCELL STRUCTURE DIAGRAM

PHOTOCELL ARRAY STRUCTURE DIAGRAM (Line spacing)



ABSOLUTE MAXIMUM RATINGS (TA = +25°C)

Parameter	Symbol	Ratings	Unit
Output drain voltage	Vod	-0.3 to +12	V
Shift register clock voltage	Vø1, Vø2	-0.3 to +8	V
Last gate shift register clock voltage	Vø2L	-0.3 to +8	V
Reset gate clock voltage	VøR	-0.3 to +8	V
Clamp clock voltage	Vøcp	-0.3 to +8	V
Transfer gate clock voltage	V _Ø тд1 to V _Ø тд3	-0.3 to +8	V
Operating ambient temperature Note	TA	-25 to +60	°C
Storage temperature	T _{stg}	-40 to +100	°C

***** Note Use at the condition without dew condensation.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

RECOMMENDED OPERATING CONDITIONS (TA = +25°C)

Parameter	Symbol	Min.	Тур.	Max.	Unit
Output drain voltage	Vod	9.5	10.0	10.5	V
Shift register clock high level	Vø 1Н, Vø 2Н	4.5	5.0	5.5	V
Shift register clock low level	Vø1L, Vø2L	-0.3	0	+0.5	V
Last gate shift register clock high level	Vø2LH	4.5	5.0	5.5	V
Last gate shift register clock low level	Vø2LL	-0.3	0	+0.5	V
Reset gate clock high level	V _{Ø RH}	4.5	5.0	5.5	V
Reset gate clock low level	V _{Ø RL}	-0.3	0	+0.5	V
Clamp clock high level	V¢срн	4.5	5.0	5.5	V
Clamp clock low level	Vøcpl	-0.3	0	+0.5	V
Transfer gate clock high level	Vøтg1н to Vøтg3н	4.5	V _{∲ 1H} Note	$V_{\phi 1H}^{Note}$	V
Transfer gate clock low level	Vøtg1l to Vøtg3l	-0.3	0	+0.5	V
Data rate	2f _{∉ B}	1	2	44	MHz

Note When Transfer gate clock high level ($V_{\phi TG1H}$ to $V_{\phi TG3H}$) is higher than Shift register clock high level ($V_{\phi 1H}$), Image lag can increase.

ELECTRICAL CHARACTERISTICS

 $T_A = +25^{\circ}C$, $V_{OD} = 10 \text{ V}$, $f_{\phi R} = 1 \text{ MHz}$, data rate = 2 MHz, storage time = 10 ms, input signal clock = 5 V_{P-P}, light source (except Response1) : 2950 K halogen lamp + CM-500S (infrared cut filter, t = 1 mm)


Parameter		Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Saturation voltage		Vsat		1.5	2.0	-	V
Saturation exposure	Red	SER	2950 K halogen lamp + CM-500S	-	0.14	-	lx•s
	Green	SEG		_	0.13	_	lx•s
	Blue	SEB		-	0.26	-	lx•s
Photo response non-unifor	mity	PRNU	Vout = 1.0 V	_	6.0	18.0	%
Photo response non-unifor	mity	PRNU2	Vout = 0.1 V	_	6.0	18.0	%
at low illumination							
Average dark signal		ADS	Light shielding, data rate = 2 MHz, storage time = 10 ms	_	1.0	5.0	mV
Dark signal non-uniformity		DSNU	Light shielding, data rate = 2 MHz, storage time = 10 ms	_	3.0	12.0	mV
Power consumption		Pw		_	700	900	mW
Output impedance		Zo		_	0.2	0.4	kΩ
Response1	Red	R _R	3200 K halogen lamp + C-500S	15.4	22.0	28.6	V/lx•s
	Green	Rg	+ HA-50	12.6	18.0	23.4	V/lx•s
	Blue	Rв		5.6	8.0	10.4	V/lx∙s
Response2	Red	R _R	2950 K halogen lamp + CM-500S	9.8	14.0	18.2	V/lx∙s
	Green	Rg		10.7	15.3	19.9	V/lx∙s
	Blue	Rв		5.3	7.6	9.9	V/lx∙s
Image lag	•	IL	Vout = 500 mV	-	40	80	mV
Image lag color difference		IL-DIF	Vout = 500 mV	-	5	20	mV
Image lag O/E		IL-O/E	Vout = 500 mV	-	10	30	mV
Offset level Note 1		Vos		3.8	4.5	5.2	V
Output fall delay time Note 2		td		_	14	_	ns
Register imbalance		RI	Vout = 1.0 V	-	0	5	%
Total transfer efficiency		TTE	Vout = 1.0 V, fφ R = 22 MHz	94	98	-	%
Response peak	Red			-	630	-	nm
	Green			-	540	_	nm
	Blue			-	445	-	nm
Dynamic range	•	DR1	Vsat/DSNU	-	666	-	times
, ,		DR2	V_{sat}/σ dark	-	870	_	times
Reset feed-through noise		RFTN	Light shielding	-1000	-200	+500	mV
Light shielding random noise		σ dark	Bit clamp, t17 = 10 ns	1	2.3	_	mV

Notes 1. Refer to TIMING CHART 2 and TIMING CHART 4.

td is defined as periods from 10% of φ2L to 10% of Vout1 to Vout6 (refer to APPLICATION CURCUIT EXAMPLE).

INPUT PIN CAPACITANCE (TA = +25°C, Vod = 10 V)


Parameter	Symbol	Pin	Pin No.	Min.	Тур.	Max.	Unit
Shift register clock pin capacitance	C <i>ϕ</i> 1	<i>φ</i> 10	9	-	330	450	pF
		<i>φ</i> 1Α	13	-	330	450	pF
		φ1Β	23	-	330	450	pF
	C <i>ϕ</i> 2	φ2B	14	-	330	450	pF
		φ2A	24	_	330	450	pF
		φ20	28	_	330	450	pF
Last stage shift register clock pin capacitance	C∳L	φ2L	8	_	10	20	pF
			29	-	10	20	pF
Reset gate clock pin capacitance	C∳R	<i>φ</i> R	7	-	10	20	pF
Clamp clock pin capacitance	C∉CP	ϕ CP	30	_	10	20	pF
Transfer gate clock pin capacitance	C∳TG	φTG1	22	_	100	150	pF
		φ TG2	21	_	100	150	pF
		<i>φ</i> TG3	15	_	100	150	pF




★ TIMING CHART 1 (Bit clamp mode, for each color)

Note Set the ϕ R and ϕ CP pulse to low level during this period.

1



TIMING CHART 2 (Bit clamp mode, for each color)




★ TIMING CHART 3 (Line clamp mode, for each color)


Note Set the ϕR and ϕCP pulse to low level during this period.

9

★ TIMING CHART 4 (Line clamp mode, for each color)




TIMING CHART 5 (Bit clamp mode, line clamp mode, for each color)




Note Set the ϕ R and ϕ CP pulse to low level during this period.


ϕ 10, ϕ 20 cross points




ϕ 1A, ϕ 2A cross points



ϕ 1B, ϕ 2B cross points



ϕ 10, ϕ 2L cross points



Remark Adjust cross points (ϕ 10, ϕ 20), (ϕ 1A, ϕ 2A), (ϕ 1B, ϕ 2B) and (ϕ 10, ϕ 2L) with input resistance of each pin.

DEFINITIONS OF CHARACTERISTIC ITEMS

1. Saturation voltage : V_{sat}

Output signal voltage at which the response linearity is lost.

2. Saturation exposure : SE

Product of intensity of illumination (lx) and storage time (s) when saturation of output voltage occurs.


3. Photo response non-uniformity : PRNU

The output signal non-uniformity of all the valid pixels when the photosensitive surface is applied with the light of uniform illumination. This is calculated by the following formula, and it is defined by each six of them.

PRNU (%) =
$$\frac{\Delta x}{\overline{x}} \times 100$$

 Δx : maximum of $|x_{j} - \overline{x}|$
 $\overline{x} = \frac{\sum_{j=1}^{7500} x_{j}}{7500}$

x_j : Output voltage of valid pixel number j



4. Average dark signal : ADS

Average output signal voltage of all the valid pixels at light shielding. This is calculated by the following formula, and it is defined by each six of them.

ADS (mV) =
$$\frac{\sum_{j=1}^{7500} d_j}{7500}$$


dj : Dark signal of valid pixel number j

5. Dark signal non-uniformity : DSNU

Absolute maximum of the difference between ADS and voltage of the highest or lowest output pixel of all the valid pixels at light shielding. This is calculated by the following formula, and it is defined by each six of them.

DSNU (mV) : maximum of $|d_j - ADS|_{j=1 \text{ to } 7500}$

dj : Dark signal of valid pixel number j



6. Output impedance : Zo

Impedance of the output pins viewed from outside.


7. Response : R

Output voltage divided by exposure (lx•s).

Note that the response varies with a light source (spectral characteristic).

8. Image lag : IL

The rate between the last output voltage and the next one after read out the data of a line.



9. Image lag color difference : IL-DIF

It is defined as a difference between colors of the average of image lag. It is expressed with the next expression to be concrete.

(average of image lag of blue output) – (average of image lag of green output) |
 (average of image lag of green output) – (average of image lag of red output) |
 (average of image lag of red output) – (average of image lag of blue output) |

10. Image lag O/E : IL-O/E

It is defined as a difference of the average of image lag of odd and even pixels for each color.

11. Register imbalance : RI

The rate of the difference between the averages of the output voltage of Odd and Even pixels, against the average output voltage of all the valid pixels.


$$\mathsf{RI} (\%) = \frac{\frac{2}{n} \left| \sum_{j=1}^{\frac{n}{2}} (V_{2j-1} - V_{2j}) \right|}{\frac{1}{n} \sum_{j=1}^{n} V_j} \times 100$$

- n : Number of valid pixels
- V_j : Output voltage of each pixel

★ 12. Total transfer efficiency : TTE

The total transfer rate of CCD analog shift register. This is calculated by the following formula, it is difined by each output.

TTE (%) = $(1 - V_b / average output of all the valid pixels) \times 100$




13. Light shielding random noise : σ dark

Light shielding random noise σ dark is defined as the standard deviation of a valid pixel output signal with 100 times (=100 lines) data sampling at dark (light shielding).


$$\sigma$$
 dark (mV) = $\sqrt{\frac{\sum_{i=1}^{100} (V_i - \overline{V})^2}{100}}$, $\overline{V} = \frac{1}{100} \sum_{i=1}^{100} V_i$

Vi: A valid pixel output signal among all of the valid pixels for each color




This is measured by the DC level sampling of only the signal level, not by CDS (Correlated Double Sampling).

STANDARD CHARACTERISTIC CURVES (Reference Value)




APPLICATION CIRCUIT EXAMPLE



Caution Connect the No connection pins (NC) to GND.


Remarks 1. Connect two inverters (74AC04) to each ϕ 10, ϕ 1A, ϕ 1B, ϕ 20, ϕ 2A, ϕ 2B pin.

- 2. Inverters shown in the above application circuit example are the 74AC04.
- 3. B1 to B6 in the application circuit example are shown in the figure below.



PACKAGE DRAWING

CCD LINEAR IMAGE SENSOR 36-PIN CERAMIC DIP (15.24 mm (600))



Name	Dimension	Refractive index
Glass cap	91.0×9.0×1.1	1.5

- ※1 1st valid pixel ← Center of package
- %2 The bottom of package ----- The surface of the chip
- *3 The surface of the chip The surface of the glass cap
- % 4 The tolerance of packge dimension ± 0.25 : less than 10 mm from W/F edge ± 0.50 : equal or more than 10 mm from W/F edge

36D-1CCD-PKG3-1

RECOMMENDED SOLDERING CONDITIONS

When soldering this product, it is highly recommended to observe the conditions as shown below. If other soldering processes are used, or if the soldering is performed under different conditions, please make sure to consult with our sales offices.

Type of Through-hole Device

µPD3768D : CCD linear image sensor 36-pin ceramic DIP (CERDIP) (15.24 mm (600))

Process	Conditions
Partial heating method	Pin temperature : 300 °C or below, Heat time : 3 seconds or less (per pin)

- ★ Cautions 1. During assembly care should be taken to prevent solder or flux from contacting the glass cap. The optical characteristics could be degraded by such contact.
 - 2. Soldering by the solder flow method may have deleterious effects on prevention of glass cap soiling and heat resistance. So the method cannot be guaranteed.

NOTES ON HANDLING THE PACKAGES

(1) MOUNTING OF THE PACKAGE

The application of an excessive load to the package may cause the package to warp or break, or cause chips to come off internally. Particular care should be taken when mounting the package on the circuit board. Don't have any object come in contact with glass cap. You should not reform the lead frame. We recommended to use a IC-inserter when you assemble to PCB.


Also, be care that the any of the following can cause the package to crack or dust to be generated.

- 1. Applying heat to the external leads for an extended period of time with soldering iron.
- 2. Applying repetitive bending stress to the external leads.
- 3. Rapid cooling or heating

For this product, the reference value for the three-point bending strength ^{Note} is 180 [N] (at distance between supports: 70 mm), is 500 [N] (at distance between supports: 26 mm). Avoid imposing a load, however, on the inside portion as viewed from the face on which the window (glass) is bonded to the package body (ceramic).

Note Three-point bending strength test

Distance between supports: 70 mm or 26 mm, Support R: R 2 mm, Loading rate: 0.5 mm/min.



② GLASS CAP

Don't either touch glass cap surface by hand or have any object come in contact with glass cap surface. Care should be taken to avoid mechanical or thermal shock because the glass cap is easily to damage. For dirt stuck through electricity ionized air is recommended. ╈

NOTES ON HANDLING THE PACKAGES

③ OPERATE AND STORAGE ENVIRONMENTS

Operate in clean environments. CCD image sensors are precise optical equipment that should not be subject to mechanical shocks. Exposure to high temperatures or humidity will affect the characteristics. So avoid storage or usage in such conditions.

Keep in a case to protect from dust and dirt. Dew condensation may occur on CCD image sensors when the devices are transported from a low-temperature environment to a high-temperature environment. Avoid such rapid temperature changes.

For more details, refer to our document "Review of Quality and Reliability Handbook" (C12769E)

④ ELECTROSTATIC BREAKDOWN

CCD image sensor is protected against static electricity, but destruction due to static electricity is sometimes detected. Before handling be sure to take the following protective measures.

- 1. Ground the tools such as soldering iron, radio cutting pliers of or pincer.
- 2. Install a conductive mat or on the floor or working table to prevent the generation of static electricity.
- 3. Either handle bare handed or use non-chargeable gloves, clothes or material.
- 4. Ionized air is recommended for discharge when handling CCD image sensor.
- 5. For the shipment of mounted substrates, use box treated for prevention of static charges.
- 6. Anyone who is handling CCD image sensors, mounting them on PCBs or testing or inspecting PCBs on which CCD image sensors have been mounted must wear anti-static bands such as wrist straps and ankle straps which are grounded via a series resistance connection of about 1 MΩ.

[MEMO]

NOTES FOR CMOS DEVICES -

① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

2 HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

- The information in this document is current as of September, 2002. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
 agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
 risks of damage to property or injury (including death) to persons arising from defects in NEC
 semiconductor products, customers must incorporate sufficient safety measures in their design, such as
 redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
 "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products
 developed based on a customer-designated "quality assurance program" for a specific application. The
 recommended applications of a semiconductor product depend on its quality grade, as indicated below.
 Customers must check the quality grade of each semiconductor product before using it in a particular
 application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

(1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.

(2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).