

# **SP8695A&B**

# 200MHz + 10/11

The SP8695 is a low power ECL counter with both ECL 10K and TTL compatible outputs. They divide by 10 when either control input in the 'high' state and by 11 when both are 'low' (or open circuit). The inputs are ECL II compatible but can also be AC coupled. An open collector output is provided for interfacing to TTL or CMOS.

#### **FEATURES**

- Low Frequency Operation
- ECL and TTL/CMOS Outputs
- DC or AC Coupled Input
- Temperature Ranges:

A Grade: -55°C to +125°C B Grade: -30°C to +70°C

# CLOCK IMPUT [1 18] CLOCK IMPUT FET [2 18] MC FEZ [3 14] MC NC [4 13] MC VCC [6 12] Vvc NC [7 10] MC ECL GUITPUT [6 9] ECL GUITPUT DG16

Fig.1 Pin connections - top view

# QUICK REFERENCE DATA

- Supply Voltage: +5.0V
- Power Consumption: 80mW
- Maximum Input Frequency: 200MHz

### **ABSOLUTE MAXIMUM RATINGS**

Supply voltage	-8V
Output ECL current	10mA
Storage temperature range	-55°C to +150°C
Max. junction temperature	+175°C
Max. input voltage	2.5V p-p
Max. open collector output voltage	+12V
Max. open collector current	15mA




Fig.2 Functional diagram

# **ELECTRICAL CHARACTERISTICS**

**ECL OPERATION** 

Supply Voltage: Vee = -5.2V ± 0.25V Vcc = 0V Temperature: A grade Tamb = -55°C to +125°C B grade: Tamb = -30°C to +70°C

Characteristics	Symbol	Va Min.	lue Max.	Units	Conditions	Temperature
Maximum frequency sinewave input	fmax	200		MHz	Input = 400-800mV p-p	Note 3
Minimum frequency sinewave input	fatio		2		Input = 400-800mV	Note 4
Power supply current	leε		21		Vee = -5.0V	Note 3
ECL output low voltage	Vон	-0.85	-0.7	v	VEE = -5.2V (25°C)	
ECL output high voltage	Vol	-1.8	-1.5	v	VEE = -5.2V (25°C)	
PE Input high voltage	Vines	-0.93		V	VEE = -5.2V (25°C)	
PE input low voltage	VINL		-1.62	v	Vee = -5.2V (25°C)	
Clock to ECL output delay	t <sub>P</sub>		9	กร		Note 4
Set-up time	ts	3		ns		Note 4
Release time	tr	8		กร		Note 4

#### NOTES


- Unless otherwise stated, the electrical characteristics shown above are guaranteed over specified supply, frequency and temperature range.
   The temperature coefficient of Voκ = +1.63mV/°C, Voι = +0.94mV/°C and of Viκ = +1.22mV/°C but these are not tested.
- SP8696B tested at 25°C only.
   Guaranteed but not tested.
- TTL output not recommended for use above 15MHz output frequency. Chood ≤ 5pF.

#### ELECTRICAL CHARACTERISTICS

TTL OPERATION

Supply Voltage: Vcc = 5.0 ± 0.25V VEE = 0V Temperature: A grade Tamb = -65°C to +125°C B grade Tamb = -30°C to +70°C

Characteristic	Symbol	Value		Units	Oon-Hillone	Notes
		Characteristic Symbol Min. Max.			Conditions	
Maximum frequency sinewave input	fmax	200		MHz	Input =400 - 800mV p-p	Note 3
Minimum frequency sinewave input	fmin		2	MHz	Input =400 - 800mV p-p	Note 4
Power supply current	391		21	mA	Vcc = 5.0V	Note 3
TTL output high voltage	Vон	3.75		l v	Vcc= 5V RL = 560Ω	Note 3, 5
TTL output low voltage	Vol		0.5	V I	$RL = 560\Omega$	Note 3
Clock to TTL output delay (positive going)	<b>t</b> pLH		32	ns	$RL = 560\Omega$	Note 4
Clock to TTL output delay (negative going)	toHL.		18	ns	$RL = 560\Omega$	Note 4
Set-up time	ts	3		กร		Note 4
Release time	tr	8		ns		Note 4



\*Tested as

table of

Electrical

specified in

Characteristics

Fig.3 Typical input characteristics SP8695A




Fig.4 Timing diagram SP8695

NOTES

The set-up time ts is defined as minimum time that can elapse between L—H transition of control input and the next L—H clock pulse transition to ensure that the +10 mode is obtained.

The release time to is defined as the minimum time that can elapse between a H-+L transition of control input and the next L-+H clock pulse transition to ensure that the +11 mode is obtained.




Fig.5 Typical input impedance. Test conditions: supply voltage 5.0V, ambient temperature 25°C, frequencies in MHz, impedances normalised to 50 Ohms.

#### **OPERATING NOTES**

- The clock inputs can be driven from ECL II, III and 10K.
  The input reference voltage (-3.8V at 25°C) is compatible
  with ECL II, III and 10K over the specified temperature range.
  The inputs can also be capacitively coupled by addition of
  external bias as shown in Fig. 6. Each input has an internal
  pull-down resistor of 10k, and unused inputs can therefore
  be left open circuit. They should by bypassed to RF where
  maximum noise immunity is required.
- 2. The PE control inputs are similarly ECL III/10K compatible and also have an internal 10k pull-down resistor, allowing unused inputs to be left open circuit if required.
- 3. The Q4 and Q4 ECL outputs have internal circuitry equivalent to a 14k pull-down resistor on each output and are ECL II compatible: they can however be interfaced to ECL III/10K as shown in Fig. 8.
- The circuit will operate down to DC but slew rate must be better than 5V/µs.
- The input impedance of SP8695 varies as a function of frequency. See Fig. 5.
- 6. The TTL/CMOS output has a free collector and the high state output voltage will depend on the supply that the collector load is taken to. This should not exceed 12V. The rise and fall time of the open collector output waveform is directly proportional to load capacitance and load resistance value. Therefore load capacitance should be kept to a minimum and the load resistor kept to a minimum compatible with system power requirements. In the test configuration of Fig. 6 the output rise time is approximately 10ns and fall time is 7ns typically.





Fig.6 Test circuit






Fig.7 Interfacing TTL/CMOS to PE inputs

Fig.8 Interfacing to SP8695 output to ECL 10K




Fig.9 Typical application showing interfacing