# Regarding the change of names mentioned in the document, such as Hitachi Electric and Hitachi XX, to Renesas Technology Corp.

The semiconductor operations of Mitsubishi Electric and Hitachi were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Hitachi, Hitachi, Ltd., Hitachi Semiconductors, and other Hitachi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Renesas Technology Home Page: http://www.renesas.com

Renesas Technology Corp. Customer Support Dept. April 1, 2003



## Cautions

Keep safety first in your circuit designs!

 Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
- 2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).

- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.

Wide Temperature Range Version 8 M SRAM (1024-kword × 8-bit)



ADE-203-1302B (Z) Rev. 1.0 Sep. 25, 2002

#### Description

The Hitachi HM628100I Series is 8-Mbit static RAM organized 1,048,576-word  $\times$  8-bit. HM628100I Series has realized higher density, higher performance and low power consumption by employing CMOS process technology (6-transistor memory cell). It offers low power standby power dissipation; therefore, it is suitable for battery backup systems. It is packaged in standard 44-pin TSOP II for high density surface mounting.


#### Features

- Single 5.0 V supply:  $5.0 \text{ V} \pm 10 \%$
- Fast access time: 55 ns (max)
- Power dissipation:
  - Active: 10 mW/MHz (typ)
  - Standby: 7.5 μW (typ)
- Completely static memory.
  - No clock or timing strobe required
- Equal access and cycle times
- Common data input and output.
  - Three state output
- Battery backup operation.
  - 2 chip selection for battery backup
- Temperature range: -40 to +85°C

# **Ordering Information**

Туре No.	Access time	Package
HM628100LTTI-5SL	55 ns	400-mil 44pin plastic TSOP II (normal-bend type) (TTP-44DE)

#### **Pin Arrangement**




# **Pin Description (TSOP)**

Pin name	Function			
A0 to A19	Address input			
I/O0 to I/O7	Data input/output			
CS1	Chip select 1			
CS2	Chip select 2			
WE	Write enable			
ŌĒ	Output enable			
V <sub>cc</sub>	Power supply			
V <sub>ss</sub>	Ground			
NC	No connection			



# **Block Diagram** (TSOP)



#### **Operation Table**

CS1	CS2	WE	ŌĒ	I/O0 to I/O7	Operation
Н	×	×	×	High-Z	Standby
×	L	×	×	High-Z	Standby
L	Н	Н	L	Dout	Read
L	Н	L	×	Din	Write
L	Н	Н	Н	High-Z	Output disable

Note: H: V  $_{\rm IH}$ , L: V  $_{\rm IL}$ ,  $\times:$  V  $_{\rm IH}$  or V  $_{\rm IL}$ 

# **Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit
Power supply voltage relative to $V_{\mbox{\scriptsize SS}}$	V <sub>cc</sub>	–0.5 to + 7.0	V
Terminal voltage on any pin relative to $\mathrm{V}_{\mathrm{ss}}$	V <sub>T</sub>	$-0.5^{*1}$ to V <sub>cc</sub> + 0.3 <sup>*2</sup>	V
Power dissipation	P <sub>T</sub>	1.0	W
Storage temperature range	Tstg	–55 to +125	°C
Storage temperature range under bias	Tbias	-40 to +85	°C

Notes: 1.  $V_{\tau}$  min: -3.0 V for pulse half-width  $\leq$  30 ns.

2. Maximum voltage is +7.0 V.

# **DC** Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply voltage	V <sub>cc</sub>	4.5	5.0	5.5	V	
	$V_{ss}$	0	0	0	V	
Input high voltage	V <sub>IH</sub>	2.2	—	$V_{cc}$ + 0.3	V	
Input low voltage	V <sub>IL</sub>	-0.3	—	0.8	V	1
Ambient temperature range	Та	-40	_	85	°C	

Note: 1.  $V_{IL}$  min: -3.0 V for pulse half-width  $\leq$  30 ns.

# **DC** Characteristics

Parameter	Symbol	Min	Typ*1	Max	Unit	Test conditions
Input leakage current	I <sub>LI</sub>		_	1	μΑ	$Vin = V_{SS}$ to $V_{CC}$
Output leakage current	<sub>LO</sub>	_	—	1	μA	$\overline{CS1} = V_{\text{IH}} \text{ or } CS2 = V_{\text{IL}} \text{ or}$ $\overline{OE} = V_{\text{IH}} \text{ or } \overline{WE} = V_{\text{IL}}, \text{ or}$ $V_{\text{IVO}} = V_{\text{SS}} \text{ to } V_{\text{CC}}$
Operating current	I <sub>cc</sub>	—	_	20	mA	$\label{eq:cs1} \begin{array}{l} \overline{CS1} = V_{\text{IL}}, \ CS2 = V_{\text{IH}}, \\ \text{Others} = V_{\text{IH}}/V_{\text{IL}}, \ I_{\text{I/O}} = 0 \ \text{mA} \end{array}$
Average operating current	I <sub>CC1</sub>	_	14	25	mA	
	I <sub>CC2</sub>	·	2	4	mA	$\begin{array}{l} \mbox{Cycle time} = 1 \ \mu s, \ duty = 100\%, \\ I_{I/O} = 0 \ mA, \ \overline{CS1} \leq 0.2 \ V, \\ \ CS2 \geq V_{CC} - 0.2 \ V \\ V_{IH} \geq V_{CC} - 0.2 \ V, \ V_{IL} \leq 0.2 \ V \end{array}$
Standby current	I <sub>SB</sub>	—	0.1	0.3	mA	$CS2 = V_{IL}$
Standby current	I <sub>SB1</sub>	_	0.8	10	μΑ	$\begin{array}{l} 0 \ V \leq Vin \\ (1) \ 0 \ V \leq CS2 \leq 0.2 \ V \ or \\ (2) \ \overline{CS1} \geq V_{\rm CC} - 0.2 \ V, \\ CS2 \geq V_{\rm CC} - 0.2 \ V \end{array}$
Output high voltage	V <sub>OH</sub>	2.4	—	_	V	I <sub>он</sub> = –1 mA
Output low voltage	V <sub>OL</sub>		_	0.4	V	I <sub>oL</sub> = 2.1 mA

Note: 1. Typical values are at  $V_{cc}$  = 5.0 V, Ta = +25°C and not guaranteed.

# **Capacitance** (Ta = $+25^{\circ}$ C, f = 1.0 MHz)

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions	Note
Input capacitance	Cin	_	—	8	pF	Vin = 0 V	1
Input/output capacitance	C <sub>I/O</sub>	—	_	10	pF	$V_{I/O} = 0 V$	1

Note: 1. This parameter is sampled and not 100% tested.

# AC Characteristics (Ta = -40 to $+85^{\circ}$ C, V<sub>CC</sub> = 5.0 V ± 10 %, unless otherwise noted.)

#### **Test Conditions**

- Input pulse levels:  $V_{IL} = 0.4 \text{ V}, V_{IH} = 2.2 \text{ V}$
- Input rise and fall time: 5 ns
- Input and output timing reference levels: 1.5 V
- Output load: 1 TTL Gate +  $C_L$  (50 pF) (Including scope and jig)

#### **Read Cycle**

		HM628	1001		
		-5			
Parameter	Symbol	Min	Max	Unit	Notes
Read cycle time	t <sub>RC</sub>	55		ns	
Address access time	t <sub>AA</sub>	_	55	ns	
Chip select access time	t <sub>ACS1</sub>		55	ns	
	t <sub>ACS2</sub>	_	55	ns	
Output enable to output valid	t <sub>oe</sub>	_	35	ns	
Output hold from address change	t <sub>oH</sub>	10	_	ns	
Chip select to output in low-Z	t <sub>CLZ1</sub>	10	_	ns	2, 3
	t <sub>CLZ2</sub>	10		ns	2, 3
Output enable to output in low-Z	t <sub>oLZ</sub>	5	_	ns	2, 3
Chip deselect to output in high-Z	t <sub>CHZ1</sub>	0	20	ns	1, 2, 3
	t <sub>CHZ2</sub>	0	20	ns	1, 2, 3
Output disable to output in high-Z	t <sub>oHz</sub>	0	20	ns	1, 2, 3



#### Write Cycle

		HM628100I			
		-5			
Parameter	Symbol	Min	Max	Unit	Notes
Write cycle time	t <sub>wc</sub>	55		ns	
Address valid to end of write	t <sub>AW</sub>	50		ns	
Chip selection to end of write	t <sub>cw</sub>	50		ns	5
Write pulse width	t <sub>wP</sub>	40		ns	4
Address setup time	t <sub>AS</sub>	0		ns	6
Write recovery time	t <sub>wR</sub>	0		ns	7
Data to write time overlap	t <sub>DW</sub>	25		ns	
Data hold from write time	t <sub>DH</sub>	0		ns	
Output active from end of write	t <sub>ow</sub>	5		ns	2
Output disable to output in high-Z	t <sub>oHZ</sub>	0	20	ns	1, 2
Write to output in high-Z	t <sub>wHZ</sub>	0	20	ns	1, 2

Notes: 1.  $t_{CHZ}$ ,  $t_{OHZ}$  and  $t_{WHZ}$  are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.


2. This parameter is sampled and not 100% tested.

3. At any given temperature and voltage condition, t<sub>Hz</sub> max is less than t<sub>Lz</sub> min both for a given device and from device to device.

- 4. A write occures during the overlap of a low CS1, a high CS2, a low WE. A write begins at the latest transition among CS1 going low, CS2 going high, WE going low. A write ends at the earliest transition among CS1 going high, CS2 going low, WE going high. t<sub>wP</sub> is measured from the beginning of write to the end of write.
- 5.  $t_{cw}$  is measured from the later of  $\overline{CS1}$  going low or CS2 going high to the end of write.
- 6.  $t_{AS}$  is measured from the address valid to the beginning of write.
- 7.  $t_{WR}$  is measured from the earliest of  $\overline{CS1}$  or  $\overline{WE}$  going high or CS2 going low to the end of write cycle.


# **Timing Waveform**

## Read Cycle






#### Write Cycle (1) ( $\overline{\text{WE}}$ Clock)



# Write Cycle (2) ( $\overline{CS}$ Clock, $\overline{OE} = V_{IH}$ )




Parameter	Symbol	Min	Typ* <sup>2</sup>	Max	Unit	Test conditions*1
$V_{cc}$ for data retention	$V_{DR}$	2.0	_	_	V	$ \begin{array}{l} \mbox{Vin} \geq 0 \ \mbox{V} \\ \mbox{(1)} \ \ 0 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $
Data retention current	I <sub>CCDR</sub>	_	0.8	10	μΑ	$\begin{array}{l} V_{\rm cc} = 3.0 \ V, \ Vin \geq 0 \ V \\ (1) \ 0 \ V \leq CS2 \leq 0.2 \ V \ or \\ (2) \ CS2 \geq V_{\rm cc} - 0.2 \ V, \\ \hline \overline{CS1} \geq V_{\rm cc} - 0.2 \ V \end{array}$
Chip deselect to data retention time	$t_{cDR}$	0	_	_	ns	See retention waveform
Operation recovery time	t <sub>R</sub>	t <sub>RC</sub> *3		—	ns	


## **Low V**<sub>CC</sub> **Data Retention Characteristics** (Ta = -40 to $+85^{\circ}$ C)


Notes: 1. CS2 controls address buffer,  $\overline{WE}$  buffer,  $\overline{CS1}$  buffer,  $\overline{OE}$  buffer and Din buffer. If CS2 controls data retention mode, Vin levels (address,  $\overline{WE}$ ,  $\overline{OE}$ ,  $\overline{CS1}$ , I/O) can be in the high impedance state. If  $\overline{CS1}$  controls data retention mode, CS2 must be  $CS2 \ge V_{cc} - 0.2$  V or 0 V  $\le CS2 \le 0.2$  V. The other input levels (address,  $\overline{WE}$ ,  $\overline{OE}$ , I/O) can be in the high impedance state.


2. Typical values are at V<sub>cc</sub> = 3.0 V, Ta = +25  $^\circ\text{C}$  and not guaranteed.

3.  $t_{RC}$  = read cycle time.









#### **Package Dimensions**

#### HM628100LTTI Series (TTP-44DE)

