


# GAL20LV8ZD

## Low Voltage, Zero Power E<sup>2</sup>CMOS PLD Generic Array Logic™

#### Features

- 3.3V LOW VOLTAGE, ZERO POWER OPERATION
- JEDEC Compatible 3.3V Interface Standard
- Interfaces with Standard 5V TTL Devices
- 50μA Typical Standby Current (100μA Max.)
   45mA Typical Active Current (55mA Max.)
- 45mA Typical Active Current (55m — Dedicated Power-down Pin
- HIGH PERFORMANCE E<sup>2</sup>CMOS TECHNOLOGY — TTL Compatible Balanced 8 mA Output Drive
- 11L Compatible Balanced 8 mA Output Dri - 15 ns Maximum Propagation Delay
- Fmax = 62.5 MHz
- 10 ns Maximum from Clock Input to Data Output
- UltraMOS<sup>®</sup> Advanced CMOS Technology
- E<sup>2</sup> CELL TECHNOLOGY
- Reconfigurable Logic
- Reprogrammable Cells
- 100% Tested/100% Yields
- High Speed Electrical Erasure (<100ms)
- 20 Year Data Retention
- EIGHT OUTPUT LOGIC MACROCELLS
- Maximum Flexibility for Complex Logic Designs
- Programmable Output Polarity
- PRELOAD AND POWER-ON RESET OF ALL REGISTERS — 100% Functional Testability
- APPLICATIONS INCLUDE:
- Glue Logic for 3.3V Systems
- Ideal for Mixed 3.3V and 5V Systems
- ELECTRONIC SIGNATURE FOR IDENTIFICATION

#### **Functional Block Diagram**



#### Description


The GAL20LV8ZD, at 100  $\mu$ A standby current and 15ns propagation delay provides the highest speed low-voltage PLD available in the market. The GAL20LV8ZD is manufactured using Lattice Semiconductor's advanced 3.3V E<sup>2</sup>CMOS process, which combines CMOS with Electrically Erasable (E<sup>2</sup>) floating gate technology.

The GAL20LV8ZD utilizes a dedicated power-down pin (DPP) to put the device into standby mode. It has 19 inputs available to the AND array and is capable of interfacing with both 3.3V and standard 5V devices.

Unique test circuitry and reprogrammable cells allow complete AC, DC, and functional testing during manufacture. As a result, Lattice Semiconductor delivers 100% field programmability and functionality of all GAL products. In addition, 100 erase/write cycles and data retention in excess of 20 years are specified.

## Pin Configuration

PLCC



Copyright © 1997 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A. Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com




## GAL20LV8ZD Ordering Information

#### **Commercial Grade Specifications**

Tpd (ns)	Tsu (ns)	Tco (ns)	lcc (mA)	<b>lsb (</b> μ <b>A)</b>	Ordering #	Package
15	12	10	55	100	GAL20LV8ZD-15QJ	28-Lead PLCC
25	15	15	55	100	GAL20LV8ZD-25QJ	28-Lead PLCC

## Part Number Description





#### Output Logic Macrocell (OLMC)

The following discussion pertains to configuring the output logic macrocell. It should be noted that actual implementation is accomplished by development software/hardware and is completely transparent to the user.

There are three global OLMC configuration modes possible: **simple**, **complex**, and **registered**. Details of each of these modes is illustrated in the following pages. Two global bits, SYN and ACO, control the mode configuration for all macrocells. The XOR bit of

each macrocell controls the polarity of the output in any of the three modes, while the AC1 bit of each of the macrocells controls the input/output configuration. These two global and 16 individual architecture bits define all possible configurations in a GAL20LV8ZD. The information given on these architecture bits is only to give a better understanding of the device. Compiler software will transparently set these architecture bits from the pin definitions, so the user should not need to directly manipulate these architecture bits.

#### **Compiler Support for OLMC**

Software compilers support the three different global OLMC modes as different device types. Most compilers also have the ability to automatically select the device type, generally based on the register usage and output enable (OE) usage. Register usage on the device forces the software to choose the registered mode. All combinatorial outputs with OE controlled by the product term will force the software to choose the complex mode. The software will choose the simple mode only when all outputs are dedicated combinatorial without OE control. For further details, refer to the compiler software manuals.

When using compiler software to configure the device, the user must pay special attention to the following restrictions in each mode.

In **registered mode** pin 2 and pin 16 are permanently configured as clock and output enable, respectively. These pins cannot be configured as dedicated inputs in the registered mode.

In **complex mode** pin 2 and pin 16 become dedicated inputs and use the feedback paths of pin 26 and pin 18 respectively. Because of this feedback path usage, pin 26 and pin 18 do not have the feedback option in this mode.

In **simple mode** all feedback paths of the output pins are routed via the adjacent pins. In doing so, the two inner most pins (pins 21 and 23) will not have the feedback option as these pins are always configured as dedicated combinatorial output.

When using the standard GAL20V8 JEDEC fuse pattern generated by the logic compilers for the GAL20LV8ZD, special attention must be given to pin 5 (DPP) to make sure that it is not used as one of the functional inputs.



#### **Registered Mode**


In the Registered mode, macrocells are configured as dedicated registered outputs or as I/O functions.

Architecture configurations available in this mode are similar to the common 20R8 and 20RP4 devices with various permutations of polarity, I/O and register placement.

All registered macrocells share common clock and output enable control pins. Any macrocell can be configured as registered or I/ O. Up to eight registers or up to eight I/Os are possible in this mode. Dedicated input or output functions can be implemented as subsets of the I/O function. Registered outputs have eight product terms per output. I/Os have seven product terms per output.

Pin 5 is used as dedicated power-down pin on GAL20LV8ZD. It cannot be used as functional input.

The JEDEC fuse numbers, including the User Electronic Signature (UES) fuses and the Product Term Disable (PTD) fuses, are shown on the logic diagram on the following page.




Note: The development software configures all of the architecture control bits and checks for proper pin usage automatically.



#### **Registered Mode Logic Diagram**

PLCC Package Pinout





#### **Complex Mode**

In the Complex mode, macrocells are configured as output only or  $\ensuremath{\mathrm{I/O}}$  functions.


Architecture configurations available in this mode are similar to the common 20L8 and 20P8 devices with programmable polarity in each macrocell.

Up to six I/Os are possible in this mode. Dedicated inputs or outputs can be implemented as subsets of the I/O function. The two outer most macrocells (pins 18 & 26) do not have input capability. Designs requiring eight I/Os can be implemented in the Registered mode.

All macrocells have seven product terms per output. One product term is used for programmable output enable control. Pins 2 and 16 are always available as data inputs into the AND array.

Pin 5 is used as dedicated power-down pin on GAL20LV8ZD. It cannot be used as functional input.

The JEDEC fuse numbers including the UES fuses and PTD fuses are shown on the logic diagram on the following page.




Note: The development software configures all of the architecture control bits and checks for proper pin usage automatically.



Complex Mode Logic Diagram

PLCC Package Pinout





#### Simple Mode

In the Simple mode, macrocells are configured as dedicated inputs or as dedicated, always active, combinatorial outputs.


Architecture configurations available in this mode are similar to the common 14L8 and 16P6 devices with many permutations of generic output polarity or input choices.

All outputs in the simple mode have a maximum of eight product terms that can control the logic. In addition, each output has programmable polarity.

Pins 2 and 16 are always available as data inputs into the AND array. The center two macrocells (pins 21 & 23) cannot be used in the input configuration.

Pin 5 is used as dedicated power-down pin on GAL20LV8ZD. It cannot be used as functional input.


The JEDEC fuse numbers including the UES fuses and PTD fuses are shown on the logic diagram.



Note: The development software configures all of the architecture control bits and checks for proper pin usage automatically.



## Simple Mode Logic Diagram





## Specifications GAL20LV8ZD

#### Absolute Maximum Ratings(1)

Supply voltage V $_{\rm cc}$
Input voltage applied0.5 to +5.6V Off-state output voltage applied0.5 to +5.6V
Storage Temperature65 to 150°C
Ambient Temperature with
Power Applied
<ol> <li>Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress only ratings and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).</li> </ol>

### **Recommended Operating Conditions**

#### Commercial Devices:

Ambient Temperature (T <sub>A</sub> )	0 to +75°C
Supply voltage (V <sub>cc</sub> )	
with Respect to Ground	+3.0 to +3.6V

## **DC Electrical Characteristics**

SYMBOL	PARAMETER	CONDITION	MIN.	TYP. <sup>2</sup>	MAX.	UNITS		
VIL	Input Low Voltage		Vss - 0.5	_	0.8	V		
<b>V</b> ΙΗ	Input High Voltage		2.0	_	5.25	V		
lı∟	Input or I/O Low Leakage Current	$0V \le V_{IN} \le V_{IL}$ (MAX.)		_	-10	μA		
Ін	Input or I/O High Leakage Current	$(Vcc-0.2)V \le V_{IN} \le Vcc$	—	—	10	μA		
		$V_{CC} \le V_{IN} \le 5.25 V$	_	_	1	mA		
VOL	Output Low Voltage	IOL = MAX. Vin = VIL or VIH	_	_	0.5	V		
		IOL = 0.5 mA Vin = VIL or VIH	—	_	0.2	V		
Vон	Output High Voltage	$I_{OH} = MAX$ . $V_{II} = V_{IL} \text{ or } V_{IH}$	2.4	—		V		
		<b>I</b> он = -0.5 mA Vin = VIL or VIH	Vcc-0.45	—		V		
		$I_{OH} = -100 \mu A$ $V_{II} = V_{IL} \text{ or } V_{IH}$	Vcc-0.2	—	_	V		
IOL	Low Level Output Current		—	_	8	mA		
Юн	High Level Output Current		_	_	-8	mA		
OS <sup>1</sup>	Output Short Circuit Current	$V_{CC} = 3.3V$ $V_{OUT} = GND$ $T_A = 25^{\circ}C$	-30	_	-130	mA		

#### **Over Recommended Operating Conditions (Unless Otherwise Specified)**

#### COMMERCIAL

ISB	Stand-by Power Supply Current	$\mathbf{V}_{IL} = \mathbf{GND}  \mathbf{V}_{IH} = \mathbf{Vcc}  \mathbf{Outputs} \; \mathbf{Open}$	ZD -15/-25	—	50	100	μA
Icc	Operating Power Supply Current		ZD -15/-25	_	45	55	mA

1) One output at a time for a maximum duration of one second. Vout = 0.5V was selected to avoid test problems by tester ground degradation. Characterized but not 100% tested.

2) Typical values are at Vcc = 3.3V and T\_A = 25  $^\circ\text{C}$ 



## AC Switching Characteristics

#### **Over Recommended Operating Conditions**

			C	ом сом			
PARAM TEST COND. <sup>1</sup>	TEST	DESCRIPTION	-15		-25		UNITS
		MIN.	MAX.	MIN.	MAX.		
<b>t</b> pd	A	Input or I/O to Combinatorial Output	3	15	3	25	ns
<b>t</b> co	A	Clock to Output Delay	2	10	2	15	ns
tcf <sup>2</sup>	_	Clock to Feedback Delay	_	8	_	10	ns
<b>t</b> su		Setup Time, Input or Fdbk before Clk↑	12	_	15	_	ns
<b>t</b> h	_	Hold Time, Input or Fdbk after Clk↑	0	_	0	_	ns
	A	Maximum Clock Frequency with External Feedback, 1/(tsu + tco)	45.5	-	33.3	—	MHz
<b>f</b> max <sup>3</sup>	A	Maximum Clock Frequency with Internal Feedback, 1/(tsu + tcf)	50	-	40		MHz
	A	Maximum Clock Frequency with No Feedback	62.5	-	41.6	_	MHz
<b>t</b> wh	_	Clock Pulse Duration, High	8	—	12	_	ns
twl	_	Clock Pulse Duration, Low	8	_	12	_	ns
<b>t</b> en	В	Input or I/O to Output Enabled	_	17	_	25	ns
	В	OE↓ to Output Enabled	_	16	_	20	ns
<b>t</b> dis	С	Input or I/O to Output Disabled	—	18	_	25	ns
	С	OE↑ to Output Disabled	—	17	_	20	ns

1) Refer to Switching Test Conditions section.

2) Calculated from fmax with internal feedback. Refer to fmax Description section.

3) Refer to fmax Description section.

## Capacitance ( $T_A = 25^{\circ}C$ , f = 1.0 MHz)

SYMBOL	PARAMETER	TYPICAL	UNITS	TEST CONDITIONS
C	Input Capacitance	8	pF	$V_{cc} = 3.3V, V_{1} = 0V$
C <sub>I/O</sub>	I/O Capacitance	8	pF	$V_{\rm CC} = 3.3 V, V_{\rm I/O} = 0 V$




#### **Dedicated Power-Down Pin Specications**

#### **Over Recommended Operating Conditions**

			CC	M	C	MC	
	TEST COND <sup>1</sup> .	DESCRIPTION	-15		-25		UNITS
PARAMETER			MIN.	MAX.	MIN.	MAX.	UNITS
<b>t</b> whd		DPP Pulse Duration High	40	_	40		ns
<b>t</b> wld	—	DPP Pulse Duration Low	30	_	40		ns
ACTIVE TO	STANDB	1					
<b>t</b> ivdh	—	Valid Input before DPP High	0	—	0	_	ns
<b>t</b> gvdh	_	Valid OE before DPP High	0	_	0	_	ns
<b>t</b> cvdh	_	Valid Clock before DPP High	0		0	—	ns
<b>t</b> dhix	_	Input Don't Care after DPP High		15	_	25	ns
<b>t</b> dhgx		OE Don't Care after DPP High	_	15		25	ns
<b>t</b> dhcx	—	Clock Don't Care after DPP High		15	—	25	ns
STANDBY T	Ο ΑCTIVE						
<b>t</b> ixdl	_	Input Don't Care before DPP Low	_	0	_	0	ns
<b>t</b> gxdl	-	OE Don't Care before DPP Low	—	0	_	0	ns
<b>t</b> cxdl	—	Clock Don't Care before DPP Low	—	0	—	0	ns
<b>t</b> dliv	—	DPP Low to Valid Input	20	—	25	-	ns
<b>t</b> dlgv	—	DPP Low to Valid OE	20	_	25	—	ns
<b>t</b> dlcv	—	DPP Low to Valid Clock	30	_	35	—	ns
<b>t</b> dlov	А	DPP Low to Valid Output	5	45	5	45	ns

1) Refer to Switching Test Conditions section.


## **Dedicated Power-Down Pin Timing Waveforms**







## Specifications GAL20LV8ZD

#### Switching Waveforms






**Registered Output** 



OE to Output Enable/Disable




fmax with Feedback




## Specifications GAL20LV8ZD

#### fmax Descriptions



fmax with External Feedback 1/(tsu+tco)

**Note:** fmax with external feedback is calculated from measured tsu and tco.



fmax with No Feedback

**Note:** fmax with no feedback may be less than 1/(twh + twl). This is to allow for a clock duty cycle of other than 50%.


#### Switching Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	2ns 10% – 90%
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
Output Load	See Figure

3-state levels are measured 0.5V from steady-state active level. 3-state to active transitions are measured at (Voh - 0.5) V and (Vol + 0.5) V.


#### Output Load Conditions (see figure)

Tes	t Condition	R1	R2	C∟
Α		270Ω	220Ω	35pF
В	Active High	270Ω	220Ω	35pF
	Active Low	270Ω	220Ω	35pF
С	Active High	270Ω	220Ω	5pF
	Active Low	270Ω	220Ω	5pF



#### fmax with Internal Feedback 1/(tsu+tcf)

Note: tcf is a calculated value, derived by subtracting tsu from the period of fmax w/internal feedback (tcf = 1/fmax - tsu). The value of tcf is used primarily when calculating the delay from clocking a register to a combinatorial output (through registered feedback), as shown above. For example, the timing from clock to a combinatorial output is equal to tcf + tpd.



\*C L INCLUDES TEST FIXTURE AND PROBE CAPACITANCE



#### **Electronic Signature**

An electronic signature word is provided in every GAL20LV8ZD device. It contains 64 bits of reprogrammable memory that can contain user defined data. Some uses include user ID codes, revision numbers, or inventory control. The signature data is always available to the user independent of the state of the security cell.

NOTE: The electronic signature is included in checksum calculations. Changing the electronic signature will alter checksum.

#### **Security Cell**

A security cell is provided in the GAL20LV8ZD devices to prevent unauthorized copying of the array patterns. Once programmed, this cell prevents further read access to the functional bits in the device. This cell can only be erased by re-programming the device, so the original configuration can never be examined once this cell is programmed. The electronic signature data is always available to the user, regardless of the state of this security cell.

#### **Device Programming**

GAL devices are programmed using a Lattice Semiconductorapproved Logic Programmer, available from a number of manufacturers. Complete programming of the device takes only a few seconds. Erasing of the device is transparent to the user, and is done automatically as part of the programming cycle.

#### **Output Register Preload**

When testing state machine designs, all possible states and state transitions must be verified in the design, not just those required in the normal machine operations. This is because, in system operation, certain events occur that may throw the logic into an illegal state (power-up, line voltage glitches, brown-outs, etc.). To test a design for proper treatment of these conditions, a way must be provided to break the feedback paths, and force any desired (i.e., illegal) state into the registers. Then the machine can be sequenced and the outputs tested for correct next state conditions.

The GAL20LV8ZD devices includes circuitry that allows each registered output to be synchronously set either high or low. Thus, any present state condition can be forced for test sequencing. If necessary, approved GAL programmers capable of executing test vectors perform output register preload automatically.

### **Input Buffers**


GAL20LV8ZD devices are designed with TTL level compatible input buffers. These buffers have a characteristically high impedance, and present a much lighter load to the driving logic than bipolar TTL devices.

### **Dedicated Power-Down Pin**

The GAL20LV8ZD uses pin 5 as the dedicated power-down signal to put the device in to the power-down state. DPP is an active high signal where a logic high driven on this signal puts the device into power-down state. Input pin 5 cannot be used as a logic function input on this device.





### **Power-Up Reset**




Circuitry within the GAL20LV8ZD provides a reset signal to all registers during power-up. All internal registers will have their Q outputs set low after a specified time (tpr, 10µs MAX). As a result, the state on the registered output pins (if they are enabled) will always be high on power-up, regardless of the programmed polarity of the output pins. This feature can greatly simplify state machine design by providing a known state on power-up. The timing diagram for power-up is shown below. Because of the asynchronous nature of system power-up, some conditions must be met to provide a valid power-up reset of the GAL20LV8ZD. First, the Vcc rise must be monotonic. Second, the clock input must be at static TTL level as shown in the diagram during power up. The registers will reset within a maximum of tpr time. As in normal system operation, avoid clocking the device until all input and feedback path setup times have been met. The clock must also meet the minimum pulse width requirements.

#### Input/Output Equivalent Schematic








**Typical Output** 





#### **Typical AC and DC Characteristics**







### **Typical AC and DC Characteristics**









Normalized Icc vs Vcc



Normalized Icc vs Temp



Normalized Icc vs Freq.




Delta Icc vs Vin (1 input)

Delta Icc (mA)

0

0.00 0.50 1.00



1.50 2.00

Vin (V)

2.50 3.00 3.50

Input Clamp (Vik)

