


CMOS 8-bit Single Chip Microcomputer

Description

The CXP842P24 is a CMOS 8-bit single chip microcomputer integrating on a single chip an A/D converter, serial interface, timer/counter, time base timer, capture timer/counter, and remote control reception circuit besides the basic configurations of 8-bit CPU, ROM, RAM, and I/O port.

The CXP842P24 also provides a power-on reset function and a sleep/stop function that enables lower power consumption.

This IC is the PROM-incorporated version of the CXP84224 with built-in mask ROM. This provides the additional feature of being able to write directly into the program. Thus, it is most suitable for evaluation use during system development and for small-quantity production.



Structure


Silicon gate CMOS IC

Features


- Wide-range instruction system (213 instructions) to cover various types of data
 - 16-bit arithmetic/multiplication and division/boolean bit operation instructions
- Minimum instruction cycle 400ns at 10MHz operation
- Incorporated PROM capacity 24K bytes
- Incorporated RAM capacity 624 bytes
- Peripheral functions
 - A/D converter 8 bits, 8 channels, successive approximation method
(Conversion time of 32μs/10MHz)
 - Serial interface Incorporated 8-bit, 8-stage FIFO
(Auto transfer for 1 to 8 bytes), 1 channel
8-bit clock synchronization, 1 channel
 - Timer 8-bit timer
8-bit timer/counter
19-bit time base timer
16-bit capture timer/counter
 - Remote control reception circuit 8-bit pulse measuring counter, 6-stage FIFO
 - PWM output 14 bits, 1 channel
- Interruption 14 factors, 14 vectors, multi-interruption possible
- Standby mode Sleep/stop
- Package 64-pin plastic SDIP

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram



Pin Assignment (Top View)



Note) Vpp (Pin 1) is always connected to VDD.

Pin Description

Symbol	I/O	Description	
PA0/AN0 to PA7/AN7	I/O/Analog input	(Port A) 8-bit I/O port. I/O can be set in a unit of single bits. Incorporation of the pull-up resistance can be set through the software in a unit of 4 bits. (8 pins)	Analog inputs to A/D converter. (8 pins)
PB0/CINT	I/O/Input	(Port B) Lower 7-bit I/O port in which I/O can be set in a unit of single bits. Also, an uppermost bit (PB7) exclusively for output. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits. (8 pins)	External capture input to 16-bit timer/counter.
PB1/ $\overline{\text{CS0}}$	I/O/Input		Chip select input for serial interface (CH0).
PB2/ $\overline{\text{SCK0}}$	I/O/I/O		Serial clock I/O (CH0).
PB3/SI0	I/O/Input		Serial data input (CH0).
PB4/SO0	I/O/Output		Serial data output (CH0).
PB5/ $\overline{\text{SCK1}}$	I/O/I/O		Serial clock I/O (CH1).
PB6/SI1	I/O/Input		Serial data input (CH1).
PB7/SO1	Output/Output		Serial data output (CH1).
PC0 to PC7	I/O	(Port C) 8-bit I/O port. I/O can be set in a unit of single bits. Capable of driving 12mA sink current. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits. (8 pins)	
PD0 to PD7	I/O	(Port D) 8-bit I/O port. I/O can be set in a unit of single bits. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits. (8 pins)	
PE0/ $\overline{\text{EC0}}$	Input/Input	(Port E) 6-bit port. Lower 4 bits are for inputs; upper 2 bits are for outputs. Incorporation of pull-up resistor can be set through the software. (6 pins)	External event inputs for timer/counter. (2 pins)
PE1/ $\overline{\text{EC1}}$	Input/Input		
PE2/RMC	Input/Input		Remote control reception circuit input.
PE3/ $\overline{\text{NMI}}$	Input/Input		Non-maskable interruption request input.
PE4/ $\overline{\text{PWM}}$	Output/Output		14-bit PWM output.
PE5/TO	Output/Output		Rectangular wave output for 16-bit timer/counter (duty output 50%).
PF0 to PF7	I/O	(Port F) 8-bit I/O port. I/O can be set in a unit of single bits. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits. (8 pins)	

Symbol	I/O	Description	
PG0 to PG2	I/O	(Port G) 8-bit I/O port. I/O can be set in a unit of single bits. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits. (3 pins)	
PI0/INT0 to PI3/INT3	I/O/Input	(Port I) 7-bit I/O ports. I/O can be set in a unit of single bits. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits. (7 pins)	External interruption request inputs.
PI4 to PI6	I/O		
EXTAL	Input	Crystal connectors for system clock oscillation. When the clock is supplied externally, input to EXTAL; opposite phase clock should be input to XTAL.	
XTAL	Output		
$\overline{\text{RST}}$	I/O	Low-level active, system reset.	
AVREF	Input	Reference voltage input for A/D converter.	
AVss		A/D converter GND.	
VDD		Positive power supply.	
Vpp		Positive power supply for incorporated PROM writing. Connect to VDD during normal operation.	
Vss		GND	

Input/Output Circuit Formats for Pins

Pin	Circuit format	When reset
PA0/AN0 to PA7/AN7 8 pins	Port A Pull-up resistance "0" when reset Port A data Port A direction "0" when reset Data bus RD (Port A) Port A input selection "0" when reset Input multiplexer A/D converter * Pull-up transistors approx. 10kΩ	Hi-Z
PB0/CINT PB1/CS0 PB3/SI0 PB6/SI1 4 pins	Port B Pull-up resistance "0" when reset Port B data Port B direction "0" when reset Data bus RD (Port B) Schmitt input CINT CS0 SI0 SI1 * Pull-up transistors approx. 10kΩ	Hi-Z
PB2/SCK0 PB5/SCK1 2 pins	Port B Pull-up resistance "0" when reset SCK OUT Output enable Port B output selection "0" when reset Port B data Port B direction "0" when reset Data bus RD (Port B) Schmitt input SCK in * Pull-up transistors approx. 10kΩ	Hi-Z

[illegible]

Pin	Circuit format	When reset
PE4/PWM 1 pin		High level
PE5/TO 1 pin		High level
PD0 to PD7 PF0 to PF7 PG0 to PG2 PI4 to PI6 22 pins	* Pull-up transistors approx. 10kΩ	Hi-Z

Pin	Circuit format	When reset
PI0/INT0 to PI3/INT3 4 pins	Pull-up resistance "0" when reset Port data Port direction "0" when reset Data bus RD INT0 INT1 INT2 INT3 * Pull-up transistors approx. 10kΩ	Hi-Z
EXTAL XTAL 2 pins	EXTAL XTAL • Diagram shows circuit composition during oscillation. • Feedback resistor is removed during stop.	Oscillation
$\overline{\text{RST}}$ 1 pin	Pull-up resistor Mask option Power-on reset function (mask option) Schmitt input	Low level

Absolute Maximum Ratings

(V_{SS} = 0V reference)

Item	Symbol	Ratings	Unit	Remarks
Supply voltage	V _{DD}	−0.3 to +7.0	V	
	V _{pp}	−0.3 to +13.0	V	Incorporated PROM
	AV _{SS}	−0.3 to +0.3	V	
Input voltage	V _{IN}	−0.3 to +7.0*1	V	
Output voltage	V _{OUT}	−0.3 to +7.0*1	V	
High level output current	I _{OH}	−5	mA	Output per pin
High level total output current	ΣI _{OH}	−50	mA	Total for all output pins
Low level output current	I _{OL}	15	mA	Value per pin, excluding large current outputs
	I _{OLC}	20	mA	Value per pin*2 for large current outputs
Low level total output current	ΣI _{OL}	100	mA	Total for all output pins
Operating temperature	T _{opr}	−10 to +75	°C	
Storage temperature	T _{stg}	−55 to +150	°C	
Allowable power dissipation	P _D	1000	mW	

*1 V_{IN} and V_{OUT} must not exceed V_{DD} + 0.3V.

*2 The high current drive transistor is the N-ch transistor of Port C (PC).

Note) Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should be conducted under the recommended operating conditions. Exceeding these conditions may adversely affect the reliability of the LSI.

Recommended Operating Conditions

(Vss = 0V reference)

Item	Symbol	Min.	Max.	Unit	Remarks
Supply voltage	V _{DD}	4.5	5.5	V	High-speed mode guaranteed operation range* ¹
		3.5	5.5		Low-speed mode guaranteed operation range* ¹
		2.5	5.5		Guaranteed data hold range during stop
	V _{pp}	V _{pp} = V _{DD}		V	* ⁵
High level input voltage	V _{IH}	0.7V _{DD}	V _{DD}	V	* ²
	V _{IHS}	0.8V _{DD}	V _{DD}	V	Hysteresis input* ³
	V _{IHEX}	V _{DD} - 0.4	V _{DD} + 0.3	V	EXTAL* ⁴
Low level input voltage	V _{IL}	0	0.3V _{DD}	V	* ²
	V _{ILS}	0	0.2V _{DD}	V	Hysteresis input* ³
	V _{ILEX}	-0.3	0.4	V	EXTAL* ⁴
Operating temperature	Topr	-10	+75	°C	

*¹ High-speed mode is 1/2 frequency demultiplication clock selection; low-speed mode is 1/16 frequency demultiplication clock selection.

*² Value for each pin of normal input ports (PA, PB3, PB4, PB6, PC, PD, PF, PG, PI4 to PI6).

*³ Value of the following pins: $\overline{\text{RST}}$, CINT, $\overline{\text{CS0}}$, $\overline{\text{SCK0}}$, $\overline{\text{SCK1}}$, $\overline{\text{EC0}}$, $\overline{\text{EC1}}$, RMC, $\overline{\text{NMI}}$, INT0, INT1, INT2, INT3.

*⁴ Specifies only during external clock input.

*⁵ V_{pp} and V_{DD} should be set to the same voltage.

Electrical Characteristics

DC Characteristics

(Ta = -10 to +75°C, Vss = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
High level output voltage	V _{OH}	PA to PD, PE4, PE5, PF, PG, PI	V _{DD} = 4.5V, I _{OH} = -0.5mA	4.0			V
			V _{DD} = 4.5V, I _{OH} = -1.2mA	3.5			V
Low level output voltage	V _{OL}	PA to PD, PE4, PE5, PF, PG, PI	V _{DD} = 4.5V, I _{OL} = 1.8mA			0.4	V
			V _{DD} = 4.5V, I _{OL} = 3.6mA			0.6	V
		PC	V _{DD} = 4.5V, I _{OL} = 12.0mA			1.5	V
Input current	I _{IHE}	EXTAL	V _{DD} = 5.5V, V _{IH} = 5.5V	0.5		40	μA
	I _{ILE}		V _{DD} = 5.5V, V _{IL} = 0.4V	-0.5		-40	μA
	I _{ILR}	$\overline{\text{RST}}$	V _{DD} = 5.5V, V _{IL} = 0.4V	-1.5		-400	μA
	I _{IL}	PA to PD* ¹ , PF, PG, PI* ¹	V _{DD} = 5.5V, V _{IL} = 0.4V			-2.0	mA
			V _{DD} = 4.5V, V _{IL} = 4.0V	-10			μA
I/O leakage current	I _{Iz}	PE0 to PE3	V _{DD} = 5.5V, V _I = 0, 5.5V			±10	μA
Power supply current* ²	I _{DD1}	V _{DD}	High-speed mode operation (1/2 frequency demultiplier clock) V _{DD} = 5.5V, 10MHz crystal oscillation (C ₁ = C ₂ = 15pF)		18	40	mA
	I _{DDS1}		Sleep mode V _{DD} = 5.5V, 10MHz crystal oscillation (C ₁ = C ₂ = 15pF)		1.1	8	mA
	I _{DDS3}		Stop mode V _{DD} = 5.5V, termination of 10MHz crystal oscillation .			30	μA
Input capacity	C _{IN}	Pins other than PB7, PE4, PE5, AV _{REF} , V _{DD} , V _{SS}	Clock 1MHz 0V for no-measured pins		10	20	pF

*¹ Pins PA to PD, and PF, PG, PI specify the input current when pull-up resistance has been selected; leakage current when no resistance has been selected. (Excludes output PB7)

*² When all pins are open.

AC Characteristics

(1) Clock timing

(Ta = -10 to +75°C, V_{DD} = 4.5 to 5.5V, V_{SS} = 0V reference)

Item	Symbol	Pin	Conditions	Min.	Typ.	Max.	Unit
System clock frequency	f _c	XTAL EXTAL	Fig. 1, Fig. 2	1		10	MHz
System clock input pulse width	t _{XL} , t _{XH}	EXTAL	Fig. 1, Fig. 2 External clock drive	37.5			ns
System clock input rise time, fall time	t _{CR} , t _{CF}	EXTAL	Fig. 1, Fig. 2 External clock drive			200	ns
Event count input clock pulse width	t _{EH} , t _{EL}	$\overline{\text{EC0}}$ EC1	Fig. 3	t _{sys} + 50* ¹			ns
Event count input clock rise time, fall time	t _{ER} , t _{EF}	$\overline{\text{EC0}}$ EC1	Fig. 3			20	ms

*¹ t_{sys} indicates the three values below according to the upper two bits (CPU clock selection) of the clock control register (address: 00FEH).

t_{sys} [ns] = 2000/f_c (upper two bits = "00"), 4000/f_c (upper two bits = "01"), 16000/f_c (upper two bits = "11")




Fig. 1. Clock timing




Fig. 2. Clock applied condition




Fig. 3. Event count clock timing

(2) Serial transfer (CH0)

(Ta = -10 to +75°C, V_{DD} = 4.5 to 5.5V, V_{SS} = 0V reference)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
$\overline{\text{CS0}} \downarrow \rightarrow \overline{\text{SCK0}}$ delay time	t_{DCSK}	$\overline{\text{SCK0}}$	Chip select transfer mode ($\overline{\text{SCK0}}$ = output mode)		$t_{\text{sys}} + 200$	ns
$\overline{\text{CS0}} \uparrow \rightarrow \overline{\text{SCK0}}$ float delay time	t_{DCSKF}	$\overline{\text{SCK0}}$	Chip select transfer mode ($\overline{\text{SCK0}}$ = output mode)		$t_{\text{sys}} + 200$	ns
$\overline{\text{CS0}} \downarrow \rightarrow \text{SO0}$ delay time	t_{DCSO}	SO0	Chip select transfer mode		$t_{\text{sys}} + 200$	ns
$\overline{\text{CS0}} \uparrow \rightarrow \text{SO0}$ float delay time	t_{DCSOF}	SO0	Chip select transfer mode		$t_{\text{sys}} + 200$	ns
$\overline{\text{CS0}}$ High level width	t_{WHCS}	$\overline{\text{CS0}}$	Chip select transfer mode	$t_{\text{sys}} + 200$		ns
$\overline{\text{SCK0}}$ cycle time	t_{KCY}	$\overline{\text{SCK0}}$	Input mode	$2t_{\text{sys}} + 200$		ns
			Output mode	$16000/\text{fc}$		ns
$\overline{\text{SCK0}}$ High and Low level widths	t_{KH} t_{KL}	$\overline{\text{SCK0}}$	Input mode	$t_{\text{sys}} + 100$		ns
			Output mode	$8000/\text{fc} - 50$		ns
SI0 input setup time (for $\overline{\text{SCK0}} \uparrow$)	t_{SIK}	SI0	$\overline{\text{SCK0}}$ input mode	100		ns
			$\overline{\text{SCK0}}$ output mode	200		ns
SI0 input hold time (for $\overline{\text{SCK0}} \uparrow$)	t_{KSI}	SI0	$\overline{\text{SCK0}}$ input mode	$t_{\text{sys}} + 200$		ns
			$\overline{\text{SCK0}}$ output mode	100		ns
$\overline{\text{SCK0}} \downarrow \rightarrow \text{SO0}$ delay time	t_{KSO}	SO0	$\overline{\text{SCK0}}$ input mode		$t_{\text{sys}} + 200$	ns
			$\overline{\text{SCK0}}$ output mode		100	ns

Note 1) t_{sys} indicates the three values below according to the upper two bits (CPU clock selection) of the clock control register (address: 00FEH).

t_{sys} [ns] = 2000/fc (upper two bits = "00"), 4000/fc (upper two bits = "01"), 16000/fc (upper two bits = "11")

Note 2) The load condition for the $\overline{\text{SCK0}}$ output mode, SO0 output delay time is 50pF + 1TTL.




Fig. 4. Serial transfer CH0 timing

Serial transfer (CH1)

(Ta = -10 to +75°C, V_{DD} = 4.5 to 5.5V, V_{SS} = 0V reference)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
$\overline{\text{SCK1}}$ cycle time	t_{KCY}	$\overline{\text{SCK1}}$	Input mode	1000		ns
			Output mode	16000/fc		ns
$\overline{\text{SCK1}}$ High and Low level widths	t_{KH} t_{KL}	$\overline{\text{SCK1}}$	Input mode	400		ns
			Output mode	8000/fc - 50		ns
SI1 input setup time (for $\overline{\text{SCK1}} \uparrow$)	t_{SIK}	SI1	$\overline{\text{SCK1}}$ input mode	100		ns
			$\overline{\text{SCK1}}$ output mode	200		ns
SI1 input hold time (for $\overline{\text{SCK1}} \uparrow$)	t_{KSI}	SI1	$\overline{\text{SCK1}}$ input mode	200		ns
			$\overline{\text{SCK1}}$ output mode	100		ns
$\overline{\text{SCK1}} \downarrow \rightarrow \text{SO1}$ delay time	t_{KSO}	SO1	$\overline{\text{SCK1}}$ input mode		200	ns
			$\overline{\text{SCK1}}$ output mode		100	ns



Note) The load condition for the $\overline{\text{SCK1}}$ output mode, SO1 output delay time is 50pF + 1TTL.

Fig. 5. Serial transfer CH1 timing

(3) A/D converter characteristics(Ta = -10 to +75°C, V_{DD} = 4.5 to 5.5V, AV_{REF} = 4.0 to AV_{DD}, V_{SS} = AV_{SS} = 0V reference)

Item	Symbol	Pin	Condition	Min.	Typ.	Max.	Unit
Resolution						8	Bits
Linearity error			Ta = 25°C V _{DD} = 5.0V V _{SS} = AV _{SS} = 0V			±3	LSB
Zero transition voltage	V _{ZT} *1			-10	70	150	mV
Full-scale transition voltage	V _{FT} *2			4930	5050	5120	mV
Conversion time	t _{CONV}			160/f _{ADC} *3			μs
Sampling time	t _{SAMP}			12/f _{ADC} *3			μs
Reference input voltage	V _{REF}	AV _{REF}		V _{DD} - 0.5		V _{DD}	V
Analog input voltage	V _{IAN}	AN0 to AN7		0		AV _{REF}	V
AV _{REF} current	I _{REF}	AV _{REF}	Operation mode		0.6	1.0	mA
	I _{REFS}		Sleep mode Stop mode			10	μA



*1 V_{ZT} : Value at which the digital conversion value changes from 00_H to 01_H and vice versa.

*2 V_{FT} : Value at which the digital conversion value changes from FE_H to FF_H and vice versa.

*3 f_{ADC} indicates the below values due to ADC operation clock selection.

During PS2 selection, f_{ADC} = f_c/2

During PS1 selection, f_{ADC} = f_c

Fig. 6. Definition of A/D converter terms

(4) Interruption, reset input (Ta = -10 to +75°C, VDD = 4.5 to 5.5V, VSS = 0V reference)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
External interruption High and Low level widths	t_{IH} t_{IL}	INT0 INT1 INT2 INT3 $\overline{NMI}$		1		μs
Reset input Low level width	t_{RSL}	$\overline{RST}$		32/fc		μs




Fig 7. Interruption input timing





Fig. 8. $\overline{RST}$ input timing

(5) Power-on reset (Ta = -10 to +75°C, VDD = 4.5 to 5.5V, VSS = 0V reference)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
Power supply rising time	t_R	VDD	Power-on reset	0.05	50	ms
Power supply cut-off time	t_{OFF}		Repetitive power-on reset	1		ms



The power supply should rise smoothly.

Fig. 9. Power-on reset

Appendix




Fig. 10. SPC700 series recommended oscillation circuit

Manufacturer	Model	fc (MHz)	C ₁ (pF)	C ₂ (pF)	R _d (Ω)	Circuit example	
MURATA MFG CO., LTD.	CSA4.19MG	4.19	30	30	0	(i)	
	CSA8.00MTZ	8.00					
	CSA10.0MTZ	10.00					
	CST4.19MGW*	4.19				(ii)	
	CST8.00MTW*	8.00					
	CST10.0MTW*	10.00					
RIVER ELETEC CORPORATION	HC-49/U03	4.19	12	12	0	(i)	
		8.00					
		10.00					
KINSEKI LTD.	HC-49/U (-S)	4.19	27	27	0		(i)
		8.00					
		10.00	20	20			


Those marked with an asterisk (*) signify types with built-in ground capacitance (C1, C2).

Product List

Optional item	Mask	CXP842P24Q-1-□□□
Package	64-pin plastic SDIP	64-pin plastic SDIP
ROM capacity	20K bytes/24K bytes	PROM 24K bytes
Reset pin pull-up resistor	Existent/non existent	Existent
Power-on reset circuit	Existent/non existent	Existent

Package Outline Unit: mm

64PIN SDIP (PLASTIC)



PACKAGE STRUCTURE

SONY CODE	SDIP-64P-01	PACKAGE MATERIAL	EPOXY RESIN
EIAJ CODE	SDIP064-P-0750	LEAD TREATMENT	SOLDER PLATING
JEDEC CODE		LEAD MATERIAL	42 ALLOY
		PACKAGE MASS	8.6g